July 2022 Archives by date

• Messages sorted by: [ thread ] [ subject ] [ author ]
• More info on this list...

Starting: Fri Jul 1 00:47:34 PDT 2022
Ending: Sun Jul 31 21:35:16 PDT 2022
Messages: 1098

• [net-next PATCH RESEND 2/2] net: macb: add polarfire soc reset support   Claudiu.Beznea at microchip.com
• [net-next PATCH RESEND 2/2] net: macb: add polarfire soc reset support   Conor.Dooley at microchip.com
• [net-next PATCH RESEND 2/2] net: macb: add polarfire soc reset support   Conor.Dooley at microchip.com
• [PATCH v3 1/2] pwm: add microchip soft ip corePWM driver   Uwe Kleine-König
• [PATCH] fs: Replace kmap{,_atomic}() with kmap_local_page()   Fabio M. De Francesco
• [PATCH v2 2/2] serial: Set probe_no_timeout for all DT based drivers   Andy Shevchenko
• (subset) [PATCH v3 00/15] Canaan devicetree fixes   Mark Brown
• [PATCH v5 09/19] arch_topology: Use the last level cache information from the cacheinfo   Sudeep Holla
• [PATCH v3 00/15] Canaan devicetree fixes   Sudeep Holla
• [PATCH v5 0/3] RISC-V: three fixup and cleanups   Xianting Tian
• [PATCH v5 0/3] RISC-V: three fixup and cleanups   Xianting Tian
• [PATCH v5 1/3] RISC-V: use __smp_processor_id() instead of smp_processor_id()   Xianting Tian
• [PATCH v5 2/3] RISC-V: Fixup fast call of crash_kexec()   Xianting Tian
• [PATCH v5 3/3] riscv: atomic: Clean up unnecessary acquire and release definitions   Xianting Tian
• [PATCH V7 4/5] asm-generic: spinlock: Add combo spinlock (ticket & queued)   Guo Ren
• [PATCH v3 2/2] MAINTAINERS: add pwm to PolarFire SoC entry   Uwe Kleine-König
• [RFC PATCH] crypto: flush poison data   Corentin Labbe
• [RFC PATCH] crypto: flush poison data   Ben Dooks
• [PATCH v3 0/4] Add PLIC support for Renesas RZ/Five SoC / Fix T-HEAD PLIC edge flow   Marc Zyngier
• [RFC PATCH] crypto: flush poison data   Andre Przywara
• [PATCH v5 09/19] arch_topology: Use the last level cache information from the cacheinfo   Conor.Dooley at microchip.com
• [RFC PATCH] crypto: flush poison data   LABBE Corentin
• [PATCH V7 1/5] asm-generic: ticket-lock: Remove unnecessary atomic_read   Guo Ren
• [PATCH v2 0/1] Remove forget_syscall() from start_thread_common()   Will Deacon
• [PATCH v1 04/14] reset: add polarfire soc reset support   Conor.Dooley at microchip.com
• [PATCH v3 1/2] pwm: add microchip soft ip corePWM driver   Conor.Dooley at microchip.com
• [PATCH v4 00/14] Canaan devicetree fixes   Conor Dooley
• [PATCH v4 01/14] dt-bindings: display: convert ilitek,ili9341.txt to dt-schema   Conor Dooley
• [PATCH v4 02/14] dt-bindings: display: ili9341: document canaan kd233's lcd   Conor Dooley
• [PATCH v4 03/14] ASoC: dt-bindings: convert designware-i2s to dt-schema   Conor Dooley
• [PATCH v4 04/14] dt-bindings: dma: dw-axi-dmac: extend the number of interrupts   Conor Dooley
• [PATCH v4 05/14] dt-bindings: memory-controllers: add canaan k210 sram controller   Conor Dooley
• [PATCH v4 06/14] riscv: dts: canaan: fix the k210's memory node   Conor Dooley
• [PATCH v4 07/14] riscv: dts: canaan: fix the k210's timer nodes   Conor Dooley
• [PATCH v4 08/14] riscv: dts: canaan: fix mmc node names   Conor Dooley
• [PATCH v4 09/14] riscv: dts: canaan: fix kd233 display spi frequency   Conor Dooley
• [PATCH v4 10/14] riscv: dts: canaan: use custom compatible for k210 i2s   Conor Dooley
• [PATCH v4 11/14] riscv: dts: canaan: remove spi-max-frequency from controllers   Conor Dooley
• [PATCH v4 12/14] riscv: dts: canaan: fix bus {ranges,reg} warnings   Conor Dooley
• [PATCH v4 13/14] riscv: dts: canaan: add specific compatible for kd233's LCD   Conor Dooley
• [PATCH v4 14/14] riscv: dts: canaan: build all devicetress if SOC_CANAAN   Conor Dooley
• [PATCH v3 02/15] dt-bindings: display: ili9341: document canaan kd233's lcd   Rob Herring
• [PATCH v3 03/15] ASoC: dt-bindings: convert designware-i2s to dt-schema   Rob Herring
• [PATCH v3 05/15] dt-bindings: dma: dw-axi-dmac: extend the number of interrupts   Rob Herring
• [PATCH v2 0/2] dt-bindings: sifive: fix dt-schema errors   Atul Khare
• [PATCH v1 01/14] dt-bindings: clk: microchip: mpfs: add reset controller support   Rob Herring
• [PATCH v2 0/2] dt-bindings: sifive: fix dt-schema errors   Conor.Dooley at microchip.com
• [PATCH v3 0/2] irqchip: RISC-V PLIC cleanup and optimization   Samuel Holland
• [PATCH v3 1/2] irqchip/sifive-plic: Make better use of the effective affinity mask   Samuel Holland
• [PATCH v3 2/2] irqchip/sifive-plic: Separate the enable and mask operations   Samuel Holland
• [net-next PATCH RESEND 1/2] dt-bindings: net: cdns,macb: document polarfire soc's macb   Rob Herring
• [PATCH v4 0/2] use static key to optimize pgtable_l4_enabled   Palmer Dabbelt
• RISC-V: patched kexec-tools on github for review/testing   Yixun Lan
• [PATCH v1 13/14] clk: microchip: mpfs: convert cfg_clk to clk_divider   Conor.Dooley at microchip.com
• [net-next PATCH RESEND 2/2] net: macb: add polarfire soc reset support   Conor.Dooley at microchip.com
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Yixun Lan
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Conor Dooley
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Yixun Lan
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Christoph Hellwig
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Conor.Dooley at microchip.com
• [PATCH -fixes v2] riscv: Fix missing PAGE_PFN_MASK   Alexandre Ghiti
• [net-next PATCH RESEND 2/2] net: macb: add polarfire soc reset support   Claudiu.Beznea at microchip.com
• [net-next PATCH RESEND 2/2] net: macb: add polarfire soc reset support   Conor.Dooley at microchip.com
• [PATCH] RISC-V: KVM: Improve ISA extension by using a bitmap   Anup Patel
• [PATCH] RISC-V: KVM: Fix variable spelling mistake   Anup Patel
• [PATCH v2 0/1] Remove forget_syscall() from start_thread_common()   Francis Laniel
• [PATCH v2 0/3] Improve instruction and CSR emulation in KVM RISC-V   Anup Patel
• [PATCH V7 1/5] asm-generic: ticket-lock: Remove unnecessary atomic_read   Peter Zijlstra
• [PATCH V7 4/5] asm-generic: spinlock: Add combo spinlock (ticket & queued)   Peter Zijlstra
• [PATCH v6 00/21] arch_topology: Updates to add socket support and fix cluster ids   Sudeep Holla
• [PATCH v6 01/21] ACPI: PPTT: Use table offset as fw_token instead of virtual address   Sudeep Holla
• [PATCH v6 02/21] cacheinfo: Use of_cpu_device_node_get instead cpu_dev->of_node   Sudeep Holla
• [PATCH v6 03/21] cacheinfo: Add helper to access any cache index for a given CPU   Sudeep Holla
• [PATCH v6 04/21] cacheinfo: Move cache_leaves_are_shared out of CONFIG_OF   Sudeep Holla
• [PATCH v6 05/21] cacheinfo: Add support to check if last level cache(LLC) is valid or shared   Sudeep Holla
• [PATCH v6 06/21] cacheinfo: Allow early detection and population of cache attributes   Sudeep Holla
• [PATCH v6 07/21] cacheinfo: Use cache identifiers to check if the caches are shared if available   Sudeep Holla
• [PATCH v6 08/21] cacheinfo: Align checks in cache_shared_cpu_map_{setup,remove} for readability   Sudeep Holla
• [PATCH v6 09/21] arch_topology: Add support to parse and detect cache attributes   Sudeep Holla
• [PATCH v6 10/21] arch_topology: Use the last level cache information from the cacheinfo   Sudeep Holla
• [PATCH v6 11/21] arm64: topology: Remove redundant setting of llc_id in CPU topology   Sudeep Holla
• [PATCH v6 12/21] arch_topology: Drop LLC identifier stash from the CPU topology   Sudeep Holla
• [PATCH v6 13/21] arch_topology: Set thread sibling cpumask only within the cluster   Sudeep Holla
• [PATCH v6 14/21] arch_topology: Check for non-negative value rather than -1 for IDs validity   Sudeep Holla
• [PATCH v6 15/21] arch_topology: Avoid parsing through all the CPUs once a outlier CPU is found   Sudeep Holla
• [PATCH v6 16/21] arch_topology: Don't set cluster identifier as physical package identifier   Sudeep Holla
• [PATCH v6 17/21] arch_topology: Limit span of cpu_clustergroup_mask()   Sudeep Holla
• [PATCH v6 18/21] arch_topology: Set cluster identifier in each core/thread from /cpu-map   Sudeep Holla
• [PATCH v6 19/21] arch_topology: Add support for parsing sockets in /cpu-map   Sudeep Holla
• [PATCH v6 20/21] arch_topology: Warn that topology for nested clusters is not supported   Sudeep Holla
• [PATCH v6 21/21] ACPI: Remove the unused find_acpi_cpu_cache_topology()   Sudeep Holla
• [PATCH V7 1/5] asm-generic: ticket-lock: Remove unnecessary atomic_read   Guo Ren
• [net-next PATCH v2 0/5] PolarFire SoC macb reset support   Conor Dooley
• [net-next PATCH v2 1/5] dt-bindings: net: cdns,macb: document polarfire soc's macb   Conor Dooley
• [net-next PATCH v2 2/5] net: macb: add polarfire soc reset support   Conor Dooley
• [net-next PATCH v2 3/5] net: macb: unify macb_config alignment style   Conor Dooley
• [net-next PATCH v2 4/5] net: macb: simplify error paths in init_reset_optional()   Conor Dooley
• [net-next PATCH v2 5/5] net: macb: sort init_reset_optional() with other init()s   Conor Dooley
• [PATCH v2 00/12] PolarFire SoC reset controller & clock cleanups   Conor Dooley
• [PATCH v2 01/12] dt-bindings: clk: microchip: mpfs: add reset controller support   Conor Dooley
• [PATCH v2 02/12] clk: microchip: mpfs: add reset controller   Conor Dooley
• [PATCH v2 03/12] reset: add polarfire soc reset support   Conor Dooley
• [PATCH v2 04/12] MAINTAINERS: add polarfire soc reset controller   Conor Dooley
• [PATCH v2 05/12] riscv: dts: microchip: add mpfs specific macb reset support   Conor Dooley
• [PATCH v2 06/12] clk: microchip: mpfs: add module_authors entries   Conor Dooley
• [PATCH v2 07/12] clk: microchip: mpfs: add MSS pll's set & round rate   Conor Dooley
• [PATCH v2 08/12] clk: microchip: mpfs: move id & offset out of clock structs   Conor Dooley
• [PATCH v2 09/12] clk: microchip: mpfs: simplify control reg access   Conor Dooley
• [PATCH v2 10/12] clk: microchip: mpfs: delete 2 line mpfs_clk_register_foo()   Conor Dooley
• [PATCH v2 11/12] clk: microchip: mpfs: convert cfg_clk to clk_divider   Conor Dooley
• [PATCH v2 12/12] clk: microchip: mpfs: convert periph_clk to clk_gate   Conor Dooley
• [PATCH V7 4/5] asm-generic: spinlock: Add combo spinlock (ticket & queued)   Guo Ren
• [PATCH V7 4/5] asm-generic: spinlock: Add combo spinlock (ticket & queued)   Peter Zijlstra
• [PATCH v6 00/21] arch_topology: Updates to add socket support and fix cluster ids   Conor.Dooley at microchip.com
• [PATCH v6 00/21] arch_topology: Updates to add socket support and fix cluster ids   Sudeep Holla
• (subset) [PATCH v4 00/14] Canaan devicetree fixes   Mark Brown
• [PATCH] riscv: config: enable SOC_STARFIVE in defconfig   Conor.Dooley at microchip.com
• [PATCH v3 4/4] riscv: dts: sifive: "fix" pmic watchdog node name   Conor.Dooley at microchip.com
• [PATCH] riscv: dts: align gpio-key node names with dtschema   Conor.Dooley at microchip.com
• [PATCH v6 0/7] RISC-V IPI Improvements   Anup Patel
• [net-next PATCH v2 3/5] net: macb: unify macb_config alignment style   Claudiu.Beznea at microchip.com
• [net-next PATCH v2 0/5] PolarFire SoC macb reset support   Claudiu.Beznea at microchip.com
• [PATCH] RISC-V: KVM: Improve ISA extension by using a bitmap   Atish Kumar Patra
• [RFC PATCH] crypto: flush poison data   LABBE Corentin
• [PATCH] drivers/perf: riscv_pmu: Add riscv pmu pm notifier   Eric Lin
• [RFC PATCH 0/4] Proof of concept for rv32 svpbmt support   guoren at kernel.org
• [RFC PATCH 1/4] riscv: Optimize satp_mode data type   guoren at kernel.org
• [RFC PATCH 2/4] riscv: Cleanup ERRATA_THEAD_PBMT for rv32 svpbmt compile   guoren at kernel.org
• [RFC PATCH 3/4] riscv: pgtable: Move svpbmt into the common pgtable-bits.h   guoren at kernel.org
• [RFC PATCH 4/4] riscv: Change rv32p34 to rv32p31 for svpbmt   guoren at kernel.org
• [PATCH] riscv: dts: microchip: hook up the mpfs's l2cache   Daire McNamara
• RISC-V: patched kexec-tools on github for review/testing   Nick Kossifidis
• [PATCH v4 04/14] dt-bindings: dma: dw-axi-dmac: extend the number of interrupts   Vinod Koul
• [PATCH v4 04/14] dt-bindings: dma: dw-axi-dmac: extend the number of interrupts   Conor.Dooley at microchip.com
• [PATCH 0/1] Add Polarfire SoC GPIO support   lewis.hanly at microchip.com
• [PATCH 1/1] gpio: mpfs - add polarfire soc gpio support   lewis.hanly at microchip.com
• RISC-V: patched kexec-tools on github for review/testing   Yixun Lan
• [PATCH 1/1] gpio: mpfs - add polarfire soc gpio support   Conor.Dooley at microchip.com
• [PATCH] riscv: dts: microchip: hook up the mpfs' l2cache   Conor Dooley
• [RFC PATCH] crypto: flush poison data   Christoph Hellwig
• [PATCH v4] arch/riscv: add Zihintpause support   Dao Lu
• [RFC PATCH 0/4] Proof of concept for rv32 svpbmt support   Christoph Hellwig
• [RFC PATCH 1/4] riscv: Optimize satp_mode data type   Christoph Hellwig
• [RFC PATCH] crypto: flush poison data   LABBE Corentin
• [RFC PATCH] crypto: flush poison data   Christoph Hellwig
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Conor Dooley
• [PATCH 1/5] riscv: dts: starfive: Add JH7100 CPU topology   Conor Dooley
• [PATCH 2/5] riscv: dts: sifive: Add fu540 topology information   Conor Dooley
• [PATCH 3/5] riscv: dts: sifive: Add fu740 topology information   Conor Dooley
• [PATCH 4/5] riscv: dts: microchip: Add mpfs' topology information   Conor Dooley
• [PATCH 5/5] riscv: dts: canaan: Add k210 topology information   Conor Dooley
• [PATCH v4 02/14] dt-bindings: display: ili9341: document canaan kd233's lcd   Rob Herring
• [PATCH v6 00/21] arch_topology: Updates to add socket support and fix cluster ids   Conor.Dooley at microchip.com
• [PATCH v4 05/14] dt-bindings: memory-controllers: add canaan k210 sram controller   Rob Herring
• [PATCH v4 05/14] dt-bindings: memory-controllers: add canaan k210 sram controller   Conor.Dooley at microchip.com
• [PATCH v4 05/14] dt-bindings: memory-controllers: add canaan k210 sram controller   Conor.Dooley at microchip.com
• [PATCH v6 00/21] arch_topology: Updates to add socket support and fix cluster ids   Sudeep Holla
• [PATCH v6 00/21] arch_topology: Updates to add socket support and fix cluster ids   Conor.Dooley at microchip.com
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Sudeep Holla
• [PATCH v6 00/21] arch_topology: Updates to add socket support and fix cluster ids   Sudeep Holla
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Conor.Dooley at microchip.com
• [PATCH v1 0/4] Add HiFive Unmatched LEDs   Emil Renner Berthing
• [PATCH v1 1/4] leds: pwm-multicolor: Don't show -EPROBE_DEFER as errors   Emil Renner Berthing
• [PATCH v1 2/4] dt-bindings: leds: pwm-multicolor: Add active-low property   Emil Renner Berthing
• [PATCH v1 3/4] leds: pwm-multicolor: Support active-low LEDs   Emil Renner Berthing
• [PATCH v1 4/4] riscv: dts: sifive unmatched: Add PWM controlled LEDs   Emil Renner Berthing
• [PATCH v5 00/13] Canaan devicetree fixes   Conor Dooley
• [PATCH v5 01/13] dt-bindings: display: convert ilitek,ili9341.txt to dt-schema   Conor Dooley
• [PATCH v5 02/13] dt-bindings: display: ili9341: document canaan kd233's lcd   Conor Dooley
• [PATCH v5 03/13] dt-bindings: dma: dw-axi-dmac: extend the number of interrupts   Conor Dooley
• [PATCH v5 04/13] dt-bindings: memory-controllers: add canaan k210 sram controller   Conor Dooley
• [PATCH v5 05/13] riscv: dts: canaan: fix the k210's memory node   Conor Dooley
• [PATCH v5 06/13] riscv: dts: canaan: fix the k210's timer nodes   Conor Dooley
• [PATCH v5 07/13] riscv: dts: canaan: fix mmc node names   Conor Dooley
• [PATCH v5 08/13] riscv: dts: canaan: fix kd233 display spi frequency   Conor Dooley
• [PATCH v5 09/13] riscv: dts: canaan: use custom compatible for k210 i2s   Conor Dooley
• [PATCH v5 10/13] riscv: dts: canaan: remove spi-max-frequency from controllers   Conor Dooley
• [PATCH v5 11/13] riscv: dts: canaan: fix bus {ranges,reg} warnings   Conor Dooley
• [PATCH v5 12/13] riscv: dts: canaan: add specific compatible for kd233's LCD   Conor Dooley
• [PATCH v5 13/13] riscv: dts: canaan: build all devicetress if SOC_CANAAN   Conor Dooley
• [PATCH v6 0/4] riscv: implement Zicbom-based CMO instructions + the t-head variant   Heiko Stuebner
• [PATCH v6 1/4] of: also handle dma-noncoherent in of_dma_is_coherent()   Heiko Stuebner
• [PATCH v6 2/4] dt-bindings: riscv: document cbom-block-size   Heiko Stuebner
• [PATCH v6 3/4] riscv: Add support for non-coherent devices using zicbom extension   Heiko Stuebner
• [PATCH v6 4/4] riscv: implement cache-management errata for T-Head SoCs   Heiko Stuebner
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Conor.Dooley at microchip.com
• [PATCH v1 0/6] RISC-V -march handling improvements   Palmer Dabbelt
• [PATCH v6 3/4] riscv: Add support for non-coherent devices using zicbom extension   Guo Ren
• [RFC PATCH 1/4] riscv: Optimize satp_mode data type   Guo Ren
• [PATCH v4] arch/riscv: add Zihintpause support   Guo Ren
• [PATCH v6 1/4] of: also handle dma-noncoherent in of_dma_is_coherent()   Guo Ren
• [PATCH v6 2/4] dt-bindings: riscv: document cbom-block-size   Guo Ren
• [PATCH 5/5] riscv: dts: canaan: Add k210 topology information   Damien Le Moal
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Andrii Nakryiko
• [PATCH 1/1] gpio: mpfs - add polarfire soc gpio support   Lewis.Hanly at microchip.com
• [PATCH] RISC-V: KVM: Improve ISA extension by using a bitmap   Anup Patel
• [PATCH v5 03/13] dt-bindings: dma: dw-axi-dmac: extend the number of interrupts   Vinod Koul
• [PATCH V6 00/26] mm/mmap: Drop __SXXX/__PXXX macros from across platforms   Anshuman Khandual
• [PATCH V6 00/26] mm/mmap: Drop __SXXX/__PXXX macros from across platforms   Christophe Leroy
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Yonghong Song
• [PATCH 1/1] gpio: mpfs - add polarfire soc gpio support   Marc Zyngier
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Christoph Hellwig
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Christoph Hellwig
• [PATCH V6 00/26] mm/mmap: Drop __SXXX/__PXXX macros from across platforms   Arnd Bergmann
• [PATCH v6 1/2] i2c: add support for microchip fpga i2c controllers   Wolfram Sang
• [PATCH v6 2/2] MAINTAINERS: add the polarfire soc's i2c driver   Wolfram Sang
• [RFC PATCH] crypto: flush poison data   LABBE Corentin
• [PATCH] riscv: Invalid instruction cache after copy the xol area   Po-Kai Chi
• [PATCH v1 1/4] leds: pwm-multicolor: Don't show -EPROBE_DEFER as errors   Geert Uytterhoeven
• [PATCH v1 2/4] dt-bindings: leds: pwm-multicolor: Add active-low property   Geert Uytterhoeven
• [PATCH v6 2/2] MAINTAINERS: add the polarfire soc's i2c driver   Conor.Dooley at microchip.com
• [PATCH v1 3/4] leds: pwm-multicolor: Support active-low LEDs   Geert Uytterhoeven
• [PATCH v1 4/4] riscv: dts: sifive unmatched: Add PWM controlled LEDs   Geert Uytterhoeven
• [PATCH v5 00/13] Canaan devicetree fixes   Geert Uytterhoeven
• [PATCH v6 1/2] i2c: add support for microchip fpga i2c controllers   Conor.Dooley at microchip.com
• [PATCH v5 00/13] Canaan devicetree fixes   Geert Uytterhoeven
• [PATCH v5 00/13] Canaan devicetree fixes   Conor.Dooley at microchip.com
• [PATCH V6 00/26] mm/mmap: Drop __SXXX/__PXXX macros from across platforms   Anshuman Khandual
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Sudeep Holla
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Sudeep Holla
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Conor.Dooley at microchip.com
• [PATCH 19/36] objtool/idle: Validate __cpuidle code as noinstr   Geert Uytterhoeven
• [RFC PATCH] crypto: flush poison data   Ben Dooks
• [net-next PATCH v3 0/5] PolarFire SoC macb reset support   Conor Dooley
• [net-next PATCH v3 1/5] dt-bindings: net: cdns,macb: document polarfire soc's macb   Conor Dooley
• [net-next PATCH v3 2/5] net: macb: add polarfire soc reset support   Conor Dooley
• [net-next PATCH v3 3/5] net: macb: unify macb_config alignment style   Conor Dooley
• [net-next PATCH v3 4/5] net: macb: simplify error paths in init_reset_optional()   Conor Dooley
• [net-next PATCH v3 5/5] net: macb: sort init_reset_optional() with other init()s   Conor Dooley
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Sudeep Holla
• [PATCH V6 21/26] m68k/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Geert Uytterhoeven
• [PATCH 1/1] gpio: mpfs - add polarfire soc gpio support   Ben Dooks
• [PATCH V6 26/26] mm/mmap: Drop ARCH_HAS_VM_GET_PAGE_PROT   Geert Uytterhoeven
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Conor.Dooley at microchip.com
• [PATCH v6 1/2] i2c: add support for microchip fpga i2c controllers   Wolfram Sang
• [PATCH v6 1/2] i2c: add support for microchip fpga i2c controllers   Conor.Dooley at microchip.com
• [PATCH V6 21/26] m68k/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH v5 00/13] Canaan devicetree fixes   Damien Le Moal
• [RFC PATCH] crypto: flush poison data   Christoph Hellwig
• [PATCH v5 00/13] Canaan devicetree fixes   Conor.Dooley at microchip.com
• [RFC PATCH] crypto: flush poison data   LABBE Corentin
• [GIT PULL] cacheinfo/arch_topology: Updates for v5.20   Sudeep Holla
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Conor.Dooley at microchip.com
• [PATCH 03/36] cpuidle/poll: Ensure IRQ state is invariant   Rafael J. Wysocki
• [PATCH 05/36] cpuidle: Move IRQ state validation   Rafael J. Wysocki
• [PATCH 17/36] acpi_idle: Remove tracing   Rafael J. Wysocki
• [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Sudeep Holla
• [PATCH 18/36] cpuidle: Annotate poll_idle()   Rafael J. Wysocki
• [PATCH] riscv, libbpf: use a0 for RC register   Yixun Lan
• [PATCH 20/36] arch/idle: Change arch_cpu_idle() IRQ behaviour   Rafael J. Wysocki
• [PATCH 31/36] cpuidle,acpi: Make noinstr clean   Rafael J. Wysocki
• [PATCH v7 1/2] i2c: add support for microchip fpga i2c controllers   Conor Dooley
• [PATCH v7 2/2] MAINTAINERS: add the polarfire soc's i2c driver   Conor Dooley
• [PATCH v5 04/13] dt-bindings: memory-controllers: add canaan k210 sram controller   Rob Herring
• [PATCH v1 2/4] dt-bindings: leds: pwm-multicolor: Add active-low property   Rob Herring
• [PATCH] drivers/perf: riscv_pmu: Add riscv pmu pm notifier   Will Deacon
• [PATCH v5 0/4] RISC-V: Create unique identification for SoC PMU   Will Deacon
• [PATCH] riscv: arch-topology: fix default topology reporting   Conor Dooley
• [PATCH v7 1/2] i2c: add support for microchip fpga i2c controllers   Wolfram Sang
• [PATCH v7 1/2] i2c: add support for microchip fpga i2c controllers   Conor.Dooley at microchip.com
• [PATCH] riscv: arch-topology: fix default topology reporting   Atish Patra
• [PATCH RFC 1/2] dt-bindings: interrupt-controller: sifive,plic: Document Renesas RZ/Five SoC   Rob Herring
• [PATCH v6 3/4] riscv: Add support for non-coherent devices using zicbom extension   Heiko Stübner
• [PATCH v7 0/4] riscv: implement Zicbom-based CMO instructions + the t-head variant   Heiko Stuebner
• [PATCH v7 1/4] of: also handle dma-noncoherent in of_dma_is_coherent()   Heiko Stuebner
• [PATCH v7 2/4] dt-bindings: riscv: document cbom-block-size   Heiko Stuebner
• [PATCH v7 3/4] riscv: Add support for non-coherent devices using zicbom extension   Heiko Stuebner
• [PATCH v7 4/4] riscv: implement cache-management errata for T-Head SoCs   Heiko Stuebner
• [PATCH] riscv: arch-topology: fix default topology reporting   kernel test robot
• [PATCH V4 5/5] riscv: atomic: Optimize LRSC-pairs atomic ops with .aqrl annotation   Boqun Feng
• [PATCH 1/1] gpio: mpfs - add polarfire soc gpio support   kernel test robot
• U-Boot S-mode payload does not boot with a multicore configuration in RISC-V QEMU/KVM   Bin Meng
• U-Boot S-mode payload does not boot with a multicore configuration in RISC-V QEMU/KVM   Anup Patel
• [PATCH v6 3/4] riscv: Add support for non-coherent devices using zicbom extension   Guo Ren
• U-Boot S-mode payload does not boot with a multicore configuration in RISC-V QEMU/KVM   Bin Meng
• [PATCH v7 3/4] riscv: Add support for non-coherent devices using zicbom extension   Heiko Stübner
• [PATCH] riscv, libbpf: use a0 for RC register   Björn Töpel
• [PATCH] riscv: arch-topology: fix default topology reporting   Sudeep Holla
• [PATCH] riscv: arch-topology: fix default topology reporting   Sudeep Holla
• [PATCH RFC 1/2] dt-bindings: interrupt-controller: sifive,plic: Document Renesas RZ/Five SoC   Marc Zyngier
• [PATCH] riscv: arch-topology: fix default topology reporting   Conor.Dooley at microchip.com
• [PATCH] riscv: arch-topology: fix default topology reporting   Conor.Dooley at microchip.com
• [PATCH bpf-next v3 4/6] libbpf: Unify memory address casting operation style   Pu Lehui
• [PATCH bpf-next v3 6/6] selftests/bpf: Remove the casting about jited_ksyms and jited_linfo   Pu Lehui
• [PATCH bpf-next v3 4/6] libbpf: Unify memory address casting operation style   Pu Lehui
• [PATCH 1/1] gpio: mpfs - add polarfire soc gpio support   Marc Zyngier
• [RESEND PATCH v4] MAINTAINERS: add polarfire rng, pci and clock drivers   Conor.Dooley at microchip.com
• [RESEND PATCH v4] MAINTAINERS: add polarfire rng, pci and clock drivers   Arnd Bergmann
• [PATCH] riscv, libbpf: use a0 for RC register   Amjad Ouled-Ameur
• [RESEND PATCH v4] MAINTAINERS: add polarfire rng, pci and clock drivers   Conor.Dooley at microchip.com
• [RESEND#2 PATCH v4] MAINTAINERS: add polarfire rng, pci and clock drivers   Conor Dooley
• [PATCH] riscv, libbpf: use a0 for RC register   patchwork-bot+netdevbpf at kernel.org
• [PATCH 0/5] KVM RISC-V Svpbmt support   Anup Patel
• [PATCH 1/5] KVM: Add gfp_custom flag in struct kvm_mmu_memory_cache   Anup Patel
• [PATCH 2/5] riscv: Fix missing PAGE_PFN_MASK   Anup Patel
• [PATCH 3/5] RISC-V: KVM: Add G-stage ioremap() and iounmap() functions   Anup Patel
• [PATCH 4/5] RISC-V: KVM: Use PAGE_KERNEL_IO in kvm_riscv_gstage_ioremap()   Anup Patel
• [PATCH 5/5] RISC-V: KVM: Add support for Svpbmt inside Guest/VM   Anup Patel
• [PATCH -fixes v2] riscv: Fix missing PAGE_PFN_MASK   Anup Patel
• [PATCH v2] riscv: dts: starfive: correct number of external interrupts   Mark Kettenis
• [PATCH v2 00/20] Update Documentation/ cross-references   Jonathan Corbet
• [PATCH v2] riscv: dts: starfive: correct number of external interrupts   Conor.Dooley at microchip.com
• [PATCH v7 1/2] i2c: add support for microchip fpga i2c controllers   Wolfram Sang
• [PATCH v7 1/2] i2c: add support for microchip fpga i2c controllers   Conor.Dooley at microchip.com
• [PATCH/RFC 0/4] Fix RISC-V's arch-topology reporting   Conor Dooley
• [RFC 1/4] riscv: arch-topology: fix default topology reporting   Conor Dooley
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Conor Dooley
• [RFC 3/4] riscv: arch-topology: move riscv to the generic store_cpu_topology()   Conor Dooley
• [RFC 4/4] arm64: arch-topology move arm64 to the generic store_cpu_topology()   Conor Dooley
• [PATCH/RFC 0/4] Fix RISC-V's arch-topology reporting   Conor.Dooley at microchip.com
• (subset) [PATCH 0/5] RISC-V: Add cpu-map topology information nodes   Conor Dooley
• [PATCH v6 17/21] arch_topology: Limit span of cpu_clustergroup_mask()   Darren Hart
• [net-next PATCH v3 0/5] PolarFire SoC macb reset support   patchwork-bot+netdevbpf at kernel.org
• [RESEND PATCH v4] MAINTAINERS: add polarfire rng, pci and clock drivers   Herbert Xu
• [RFC PATCH 3/4] riscv: pgtable: Move svpbmt into the common pgtable-bits.h   Guo Ren
• [PATCH] riscv: don't warn for sifive erratas in modules   Palmer Dabbelt
• [RESEND PATCH V5 0/2] Two fixups for 5.19-rcx   Xianting Tian
• [RESEND PATCH V5 1/2] RISC-V: Fixup fast call of crash_kexec()   Xianting Tian
• [RESEND PATCH V5 2/2] RISC-V: use __smp_processor_id() instead of smp_processor_id()   Xianting Tian
• [PATCH riscv/for-next 0/4] Enable ftrace with kernel preemption for RISC-V   Andy Chiu
• [PATCH v6 17/21] arch_topology: Limit span of cpu_clustergroup_mask()   Sudeep Holla
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Sudeep Holla
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Conor.Dooley at microchip.com
• [RFC PATCH 2/4] riscv: Cleanup ERRATA_THEAD_PBMT for rv32 svpbmt compile   Heiko Stübner
• [RFC PATCH 3/4] riscv: pgtable: Move svpbmt into the common pgtable-bits.h   Heiko Stübner
• [PATCH v6 17/21] arch_topology: Limit span of cpu_clustergroup_mask()   Ionela Voinescu
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Sudeep Holla
• [PATCH v1 4/4] riscv: dts: sifive unmatched: Add PWM controlled LEDs   Ron Economos
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Geert Uytterhoeven
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Sudeep Holla
• [RFC PATCH 3/4] riscv: pgtable: Move svpbmt into the common pgtable-bits.h   Guo Ren
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Conor.Dooley at microchip.com
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Greg KH
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Sudeep Holla
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Conor.Dooley at microchip.com
• [GIT PULL] cacheinfo/arch_topology: Updates for v5.20   Greg Kroah-Hartman
• [RFC 2/4] arch-topology: add a default implementation of store_cpu_topology()   Sudeep Holla
• [PATCH v4 0/4] Microchip soft ip corePWM driver   Conor Dooley
• [PATCH v4 1/4] dt-bindings: pwm: fix microchip corePWM's pwm-cells   Conor Dooley
• [PATCH v4 2/4] riscv: dts: fix the icicle's #pwm-cells   Conor Dooley
• [PATCH v4 3/4] pwm: add microchip soft ip corePWM driver   Conor Dooley
• [PATCH v4 4/4] MAINTAINERS: add pwm to PolarFire SoC entry   Conor Dooley
• [PATCH v4 2/4] riscv: dts: fix the icicle's #pwm-cells   Conor.Dooley at microchip.com
• [PATCH v5 0/4] Microchip soft ip corePWM driver   Conor Dooley
• [PATCH v5 1/4] dt-bindings: pwm: fix microchip corePWM's pwm-cells   Conor Dooley
• [PATCH v5 2/4] riscv: dts: fix the icicle's #pwm-cells   Conor Dooley
• [PATCH v5 3/4] pwm: add microchip soft ip corePWM driver   Conor Dooley
• [PATCH v5 4/4] MAINTAINERS: add pwm to PolarFire SoC entry   Conor Dooley
• [PATCH v6 17/21] arch_topology: Limit span of cpu_clustergroup_mask()   Darren Hart
• [PATCH v6 17/21] arch_topology: Limit span of cpu_clustergroup_mask()   Darren Hart
• [GIT PULL] Microchip devicetree fixes for 5.19-rc6   Conor.Dooley at microchip.com
• [PATCH] riscv: always honor the CONFIG_CMDLINE_FORCE when parsing dtb   Wenting Zhang
• [PATCH] fs: Replace kmap{,_atomic}() with kmap_local_page()   Ira Weiny
• [PATCH] riscv: always honor the CONFIG_CMDLINE_FORCE when parsing dtb   Conor.Dooley at microchip.com
• [PATCH v2 0/2] Fix RISC-V's arch-topology reporting   Conor Dooley
• [PATCH v2 1/2] arm64: topology: move store_cpu_topology() to shared code   Conor Dooley
• [PATCH v2 2/2] riscv: topology: fix default topology reporting   Conor Dooley
• [PATCH v2] riscv: always honor the CONFIG_CMDLINE_FORCE when parsing dtb   Wenting Zhang
• [PATCH v2 1/2] arm64: topology: move store_cpu_topology() to shared code   Conor.Dooley at microchip.com
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Andrii Nakryiko
• [PATCH] riscv: always honor the CONFIG_CMDLINE_FORCE when parsing dtb   Conor.Dooley at microchip.com
• [PATCH bpf-next v3 4/6] libbpf: Unify memory address casting operation style   Andrii Nakryiko
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Yixun Lan
• [PATCH bpf-next v3 4/6] libbpf: Unify memory address casting operation style   Pu Lehui
• [PATCH] riscv: fix RISCV_ISA_SVPBMT kconfig dependency warning   Randy Dunlap
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Christoph Hellwig
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Christoph Hellwig
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Yixun Lan
• [PATCH v2 1/2] arm64: topology: move store_cpu_topology() to shared code   Conor.Dooley at microchip.com
• U-Boot S-mode payload does not boot with a multicore configuration in RISC-V QEMU/KVM   Anup Patel
• [PATCH v3 0/2] Fix RISC-V's arch-topology reporting   Conor Dooley
• [PATCH v3 1/2] arm64: topology: move store_cpu_topology() to shared code   Conor Dooley
• [PATCH v3 2/2] riscv: topology: fix default topology reporting   Conor Dooley
• [PATCH v5 3/4] pwm: add microchip soft ip corePWM driver   Uwe Kleine-König
• [PATCH v5 3/4] pwm: add microchip soft ip corePWM driver   Conor.Dooley at microchip.com
• [RFC PATCH 2/4] riscv: Cleanup ERRATA_THEAD_PBMT for rv32 svpbmt compile   Guo Ren
• [PATCH v5 3/4] pwm: add microchip soft ip corePWM driver   Uwe Kleine-König
• [PATCH v5 3/4] pwm: add microchip soft ip corePWM driver   Conor.Dooley at microchip.com
• [PATCH] fs: Replace kmap{,_atomic}() with kmap_local_page()   Fabio M. De Francesco
• [PATCH v2 1/2] arm64: topology: move store_cpu_topology() to shared code   Russell King (Oracle)
• [RFC PATCH 2/4] riscv: Cleanup ERRATA_THEAD_PBMT for rv32 svpbmt compile   Guo Ren
• [PATCH] riscv: Pass -mno-relax only on lld < 15.0.0   Fangrui Song
• [RFC PATCH V2 0/4] Proof of concept for rv32 svpbmt support   guoren at kernel.org
• [RFC PATCH V2 1/4] riscv: Optimize satp_mode data type   guoren at kernel.org
• [RFC PATCH V2 2/4] riscv: Cleanup ERRATA_THEAD_PBMT for rv32 svpbmt compile   guoren at kernel.org
• [RFC PATCH V2 3/4] riscv: pgtable: Move svpbmt into the common pgtable-bits.h   guoren at kernel.org
• [RFC PATCH V2 4/4] riscv: Change rv32p34 to rv32p31 for svpbmt   guoren at kernel.org
• [PATCH] fs: Call kmap_local_page() in copy_string_kernel()   Fabio M. De Francesco
• [RFC 0/2] JH7100 Monitor Core   Conor Dooley
• [RFC 1/2] dt-bindings: riscv: document the sifive e24   Conor Dooley
• [RFC 2/2] riscv: dts: starfive: add the missing monitor core   Conor Dooley
• [PATCH] RISC-V: KVM: Fix SRCU deadlock caused by kvm_riscv_check_vcpu_requests()   Anup Patel
• U-Boot S-mode payload does not boot with a multicore configuration in RISC-V QEMU/KVM   Anup Patel
• [PATCH] RISC-V: KVM: Fix SRCU deadlock caused by kvm_riscv_check_vcpu_requests()   Atish Patra
• [PATCH] RISC-V: KVM: Fix SRCU deadlock caused by kvm_riscv_check_vcpu_requests()   Heinrich Schuchardt
• [PATCH v5 04/13] dt-bindings: memory-controllers: add canaan k210 sram controller   Conor.Dooley at microchip.com
• [PATCH v5 04/13] dt-bindings: memory-controllers: add canaan k210 sram controller   Damien Le Moal
• [PATCH] RISC-V: KVM: Fix SRCU deadlock caused by kvm_riscv_check_vcpu_requests()   Bin Meng
• [PATCH -next] riscv:uprobe remove set/clear SR_SPIE in arch_uprobe_pre/post/abort_xol   Yipeng Zou
• [PATCH v2 0/4] mm: arm64: bring up BATCHED_UNMAP_TLB_FLUSH   Barry Song
• [PATCH v2 1/4] Revert "Documentation/features: mark BATCHED_UNMAP_TLB_FLUSH doesn't apply to ARM64"   Barry Song
• [PATCH v2 2/4] mm: rmap: Allow platforms without mm_cpumask to defer TLB flush   Barry Song
• [PATCH v2 3/4] mm: rmap: Extend tlbbatch APIs to fit new platforms   Barry Song
• [PATCH v2 4/4] arm64: support batched/deferred tlb shootdown during page reclamation   Barry Song
• [PATCH] RISC-V/bpf: Enable bpf_probe_read{, str}()   Christoph Hellwig
• [PATCH] RISC-V: KVM: Fix SRCU deadlock caused by kvm_riscv_check_vcpu_requests()   Anup Patel
• [PATCH 2/5] riscv: Fix missing PAGE_PFN_MASK   Anup Patel
• [PATCH v2 1/2] perf: RISC-V: fix access beyond allocated array   Sergey Matyukevich
• [PATCH V7 00/26] mm/mmap: Drop __SXXX/__PXXX macros from across platforms   Anshuman Khandual
• [PATCH V7 01/26] mm/mmap: Build protect protection_map[] with __P000   Anshuman Khandual
• [PATCH V7 02/26] mm/mmap: Define DECLARE_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 03/26] powerpc/mm: Move protection_map[] inside the platform   Anshuman Khandual
• [PATCH V7 04/26] sparc/mm: Move protection_map[] inside the platform   Anshuman Khandual
• [PATCH V7 05/26] arm64/mm: Move protection_map[] inside the platform   Anshuman Khandual
• [PATCH V7 06/26] x86/mm: Move protection_map[] inside the platform   Anshuman Khandual
• [PATCH V7 07/26] mm/mmap: Build protect protection_map[] with ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 08/26] microblaze/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 09/26] loongarch/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 10/26] openrisc/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 11/26] xtensa/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 12/26] hexagon/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 13/26] parisc/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 14/26] alpha/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 15/26] nios2/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 16/26] riscv/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 17/26] csky/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 18/26] s390/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 19/26] ia64/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 20/26] mips/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 21/26] m68k/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 22/26] arc/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 23/26] arm/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 24/26] um/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 25/26] sh/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH V7 26/26] mm/mmap: Drop ARCH_HAS_VM_GET_PAGE_PROT   Anshuman Khandual
• [PATCH v2 1/2] perf: RISC-V: fix access beyond allocated array   Atish Patra
• [PATCH v2 1/2] perf: RISC-V: fix access beyond allocated array   Atish Patra
• [RFC 0/2] JH7100 Monitor Core   Emil Renner Berthing
• [RFC 2/2] riscv: dts: starfive: add the missing monitor core   Emil Renner Berthing
• [RFC 2/2] riscv: dts: starfive: add the missing monitor core   Conor.Dooley at microchip.com
• [PATCH v2 1/2] arm64: topology: move store_cpu_topology() to shared code   Sudeep Holla
• [PATCH v2 1/2] arm64: topology: move store_cpu_topology() to shared code   Conor.Dooley at microchip.com
• [PATCH 1/1] gpio: mpfs - add polarfire soc gpio support   Lewis.Hanly at microchip.com
• [PATCH v2 2/4] mm: rmap: Allow platforms without mm_cpumask to defer TLB flush   Kefeng Wang
• [PATCH v5 3/4] pwm: add microchip soft ip corePWM driver   Conor.Dooley at microchip.com
• [PATCH v3 1/2] arm64: topology: move store_cpu_topology() to shared code   Sudeep Holla
• [PATCH v3 1/2] arm64: topology: move store_cpu_topology() to shared code   Greg Kroah-Hartman
• [PATCH v3 2/2] riscv: topology: fix default topology reporting   Sudeep Holla
• [PATCH v3 1/2] arm64: topology: move store_cpu_topology() to shared code   Sudeep Holla
• [PATCH v3 2/2] riscv: topology: fix default topology reporting   Conor.Dooley at microchip.com
• [PATCH v3 1/2] arm64: topology: move store_cpu_topology() to shared code   Conor.Dooley at microchip.com
• [PATCH] riscv: Pass -mno-relax only on lld < 15.0.0   Nathan Chancellor
• [PATCH] riscv: Pass -mno-relax only on lld < 15.0.0   Nick Desaulniers
• [v3 0/5] Miscallenous improvement & fixes for the PMU driver   Atish Patra
• [v3 1/5] RISC-V: Fix counter restart during overflow for RV32   Atish Patra
• [v3 2/5] RISC-V: Update user page mapping only once during start   Atish Patra
• [v3 3/5] RISC-V: Fix SBI PMU calls for RV32   Atish Patra
• [v3 4/5] RISC-V: Move counter info definition to sbi header file   Atish Patra
• [v3 5/5] RISC-V: Improve SBI definitions   Atish Patra
• [PATCH v1 0/2] Add the JH7100's Monitor Core   Conor Dooley
• [PATCH v1 1/2] dt-bindings: riscv: document the sifive e24   Conor Dooley
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Conor Dooley
• [PATCH V7 00/26] mm/mmap: Drop __SXXX/__PXXX macros from across platforms   Andrew Morton
• [PATCH v4] arch/riscv: add Zihintpause support   Atish Patra
• [PATCH V7 15/26] nios2/mm: Enable ARCH_HAS_VM_GET_PAGE_PROT   Dinh Nguyen
• [PATCH v4] arch/riscv: add Zihintpause support   Conor Dooley
• [PATCH v2 2/4] mm: rmap: Allow platforms without mm_cpumask to defer TLB flush   Barry Song
• [PATCH v5 1/4] dt-bindings: pwm: fix microchip corePWM's pwm-cells   Rob Herring
• [v3 1/5] RISC-V: Fix counter restart during overflow for RV32   Guo Ren
• [v3 2/5] RISC-V: Update user page mapping only once during start   Guo Ren
• [PATCH V7 00/26] mm/mmap: Drop __SXXX/__PXXX macros from across platforms   Anshuman Khandual
• [PATCH v5 02/13] dt-bindings: display: ili9341: document canaan kd233's lcd   Conor.Dooley at microchip.com
• [PATCH v1 1/2] dt-bindings: riscv: document the sifive e24   Krzysztof Kozlowski
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Emil Renner Berthing
• [PATCH v5 3/4] pwm: add microchip soft ip corePWM driver   Conor.Dooley at microchip.com
• [PATCH -next 1/2] spi: microchip-core: fix UAF in mchp_corespi_remove()   Yang Yingliang
• [PATCH -next 2/2] spi: microchip-core: switch to use devm_spi_alloc_master()   Yang Yingliang
• [PATCH -next 2/2] spi: microchip-core: switch to use devm_spi_alloc_master()   Conor.Dooley at microchip.com
• [PATCH] riscv: dts: fu740: Add PDMA node   Viacheslav Mitrofanov
• [PATCH v6 0/4] Microchip soft ip corePWM driver   Conor Dooley
• [PATCH v6 1/4] dt-bindings: pwm: fix microchip corePWM's pwm-cells   Conor Dooley
• [PATCH v6 2/4] riscv: dts: fix the icicle's #pwm-cells   Conor Dooley
• [PATCH v6 3/4] pwm: add microchip soft ip corePWM driver   Conor Dooley
• [PATCH v6 4/4] MAINTAINERS: add pwm to PolarFire SoC entry   Conor Dooley
• [PATCH] riscv: dts: fu740: Add PDMA node   Emil Renner Berthing
• [PATCH v5 04/13] dt-bindings: memory-controllers: add canaan k210 sram controller   Conor.Dooley at microchip.com
• [PATCH v5 04/13] dt-bindings: memory-controllers: add canaan k210 sram controller   Krzysztof Kozlowski
• [PATCH v5 04/13] dt-bindings: memory-controllers: add canaan k210 sram controller   Conor.Dooley at microchip.com
• [PATCH RFC 1/2] dt-bindings: interrupt-controller: sifive,plic: Document Renesas RZ/Five SoC   Rob Herring
• [PATCH RFC 1/2] dt-bindings: interrupt-controller: sifive,plic: Document Renesas RZ/Five SoC   Marc Zyngier
• [PATCH -next 2/2] spi: microchip-core: switch to use devm_spi_alloc_master()   Conor.Dooley at microchip.com
• [PATCH -next 1/2] spi: microchip-core: fix UAF in mchp_corespi_remove()   Conor.Dooley at microchip.com
• [v3 2/5] RISC-V: Update user page mapping only once during start   Atish Patra
• [PATCH 4/5] RISC-V: KVM: Use PAGE_KERNEL_IO in kvm_riscv_gstage_ioremap()   Atish Patra
• [PATCH 5/5] RISC-V: KVM: Add support for Svpbmt inside Guest/VM   Atish Patra
• [PATCH 3/5] RISC-V: KVM: Add G-stage ioremap() and iounmap() functions   Atish Patra
• [PATCH 1/5] KVM: Add gfp_custom flag in struct kvm_mmu_memory_cache   Atish Patra
• [PATCH -next 2/2] spi: microchip-core: switch to use devm_spi_alloc_master()   Yang Yingliang
• [PATCH -next v2 0/3] spi: microchip-core: fix and cleanups   Yang Yingliang
• [PATCH -next v2 1/3] spi: microchip-core: fix UAF in mchp_corespi_remove()   Yang Yingliang
• [PATCH -next v2 2/3] spi: microchip-core: switch to use devm_spi_alloc_master()   Yang Yingliang
• [PATCH -next v2 3/3] spi: microchip-core: switch to use dev_err_probe()   Yang Yingliang
• [PATCH v3 0/4] Add PLIC support for Renesas RZ/Five SoC / Fix T-HEAD PLIC edge flow   Palmer Dabbelt
• [GIT PULL] KVM/riscv fixes for 5.19, take #2   Anup Patel
• [GIT PULL] KVM/riscv fixes for 5.19, take #2   Paolo Bonzini
• [PATCH v3 0/4] Add PLIC support for Renesas RZ/Five SoC / Fix T-HEAD PLIC edge flow   Conor.Dooley at microchip.com
• [PATCH -next v2 0/3] spi: microchip-core: fix and cleanups   Conor.Dooley at microchip.com
• [GIT PULL] KVM/riscv fixes for 5.19, take #2   Anup Patel
• [GIT PULL] KVM/riscv fixes for 5.19, take #2   Paolo Bonzini
• [PATCH v6 3/4] pwm: add microchip soft ip corePWM driver   Conor.Dooley at microchip.com
• [PATCH v2 0/1] Add Polarfire SoC GPIO support   lewis.hanly at microchip.com
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   lewis.hanly at microchip.com
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   Conor.Dooley at microchip.com
• [PATCH 0/2] Improve vmcoreinfo and memory layout dump   Xianting Tian
• [PATCH 1/2] RISC-V: Add arch_crash_save_vmcoreinfo support   Xianting Tian
• [PATCH 2/2] riscv: Add modules to virtual kernel memory layout dump   Xianting Tian
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   Andy Shevchenko
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Sudeep Holla
• [PATCH V4 5/5] riscv: atomic: Optimize LRSC-pairs atomic ops with .aqrl annotation   Dan Lustig
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Greg Kroah-Hartman
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Sudeep Holla
• [PATCH -next v2 0/3] spi: microchip-core: fix and cleanups   Mark Brown
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Icenowy Zheng
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Conor.Dooley at microchip.com
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Icenowy Zheng
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Conor.Dooley at microchip.com
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Icenowy Zheng
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Icenowy Zheng
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Conor.Dooley at microchip.com
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Icenowy Zheng
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Conor.Dooley at microchip.com
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Icenowy Zheng
• [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core   Conor.Dooley at microchip.com
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Conor.Dooley at microchip.com
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   Conor.Dooley at microchip.com
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   Andy Shevchenko
• [PATCH] checkstack: add riscv support for scripts/checkstack.pl   Wadim Mueller
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   Lewis.Hanly at microchip.com
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   Lewis.Hanly at microchip.com
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   Lewis.Hanly at microchip.com
• [PATCH] RISC-V: cpu_ops_spinwait.c should include head.h   Ben Dooks
• [PATCH] riscv/vdso: fix missing vdso_data declaration   Ben Dooks
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   Andy Shevchenko
• [PATCH V4 5/5] riscv: atomic: Optimize LRSC-pairs atomic ops with .aqrl annotation   Guo Ren
• [PATCH V4 5/5] riscv: atomic: Optimize LRSC-pairs atomic ops with .aqrl annotation   Guo Ren
• [PATCH V2 0/2] Improve vmcoreinfo and memory layout dump   Xianting Tian
• [PATCH V2 1/2] RISC-V: Add arch_crash_save_vmcoreinfo support   Xianting Tian
• [PATCH V2 2/2] riscv: Add modules to virtual kernel memory layout dump   Xianting Tian
• [PATCH v2 0/4] mm: arm64: bring up BATCHED_UNMAP_TLB_FLUSH   Xin Hao
• [PATCH v2 0/4] mm: arm64: bring up BATCHED_UNMAP_TLB_FLUSH   Barry Song
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   Conor.Dooley at microchip.com
• [PATCH] RISC-V: cpu_ops_spinwait.c should include head.h   Conor.Dooley at microchip.com
• [PATCH] riscv/vdso: fix missing vdso_data declaration   Conor.Dooley at microchip.com
• [PATCH] RISC-V: Declare cpu_ops_spinwait in <asm/cpu_ops.h>   Ben Dooks
• [PATCH] RISC-V: cpu_ops_spinwait.c should include head.h   Ben Dooks
• [PATCH] RISC-V: Declare cpu_ops_spinwait in <asm/cpu_ops.h>   Conor.Dooley at microchip.com
• [PATCH] RISC-V: cpu_ops_spinwait.c should include head.h   Conor.Dooley at microchip.com
• [PATCH] riscv: ensure cpu_ops_sbi is declared   Conor Dooley
• [PATCH v2] riscv: ensure cpu_ops_sbi is declared   Conor Dooley
• [PATCH V2 2/2] riscv: Add modules to virtual kernel memory layout dump   Arnd Bergmann
• [PATCH V2 2/2] riscv: Add modules to virtual kernel memory layout dump   Xianting Tian
• [PATCH V2 2/2] riscv: Add modules to virtual kernel memory layout dump   Heiko Stübner
• [PATCH V2 2/2] riscv: Add modules to virtual kernel memory layout dump   Xianting Tian
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Ben Hutchings
• [PATCH V3 0/2] Improve vmcoreinfo and memory layout dump   Xianting Tian
• [PATCH V3 1/2] RISC-V: Add arch_crash_save_vmcoreinfo support   Xianting Tian
• [PATCH V3 2/2] riscv: Add modules to virtual kernel memory layout dump   Xianting Tian
• [PATCH V4 5/5] riscv: atomic: Optimize LRSC-pairs atomic ops with .aqrl annotation   Dan Lustig
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Conor.Dooley at microchip.com
• [GIT PULL] Microchip devicetree fixes for 5.19-rc6   Palmer Dabbelt
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Sudeep Holla
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Conor.Dooley at microchip.com
• [GIT PULL] Microchip devicetree fixes for 5.19-rc6   Conor.Dooley at microchip.com
• [GIT PULL] Microchip RISC-V devicetrees for 5.20   Conor.Dooley at microchip.com
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Sudeep Holla
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Conor.Dooley at microchip.com
• RISC-V: Public review for Non-ISA Specification: psABI   Kito Cheng
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Ionela Voinescu
• [PATCH] riscv: config: enable SOC_STARFIVE in defconfig   Palmer Dabbelt
• [PATCH -fixes v2] riscv: Fix missing PAGE_PFN_MASK   Palmer Dabbelt
• [PATCH v3] RISC-V: Add CONFIG_{NON,}PORTABLE   Palmer Dabbelt
• [RFC PATCH 0/2] Updates for asm-generic/pci.h   Stafford Horne
• [RFC PATCH 1/2] asm-generic: Remove pci.h copying code out to architectures   Stafford Horne
• [RFC PATCH 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH] riscv: dts: align gpio-key node names with dtschema   Palmer Dabbelt
• [PATCH 4/5] riscv: dts: microchip: Add mpfs' topology information   Palmer Dabbelt
• [PATCH v3 4/4] riscv: dts: sifive: "fix" pmic watchdog node name   Palmer Dabbelt
• [PATCH v5 00/13] Canaan devicetree fixes   Palmer Dabbelt
• [PATCH v5 00/13] Canaan devicetree fixes   Conor.Dooley at microchip.com
• [RFC PATCH 1/2] asm-generic: Remove pci.h copying code out to architectures   Max Filippov
• [RFC PATCH 1/2] asm-generic: Remove pci.h copying code out to architectures   Stafford Horne
• [PATCH v2 0/4] mm: arm64: bring up BATCHED_UNMAP_TLB_FLUSH   Yicong Yang
• [PATCH V12 01/20] uapi: simplify __ARCH_FLOCK{,64}_PAD a little   Florian Fainelli
• [PATCH -next] riscv: lib: uaccess: fix CSR_STATUS SR_SUM bit   chenlifu
• [RFC PATCH 1/2] asm-generic: Remove pci.h copying code out to architectures   Arnd Bergmann
• [PATCH v3] RISC-V: Add CONFIG_{NON,}PORTABLE   Geert Uytterhoeven
• [PATCH v2 1/1] gpio: mpfs: add polarfire soc gpio support   Lewis.Hanly at microchip.com
• [RFC PATCH 2/2] asm-generic: Add new pci.h and use it   Arnd Bergmann
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Sudeep Holla
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Conor.Dooley at microchip.com
• [PATCH -next v2 1/2] cacheinfo: Use atomic allocation for percpu cache attributes   Sudeep Holla
• [PATCH -next v2 2/2] arch_topology: Fix cache attributes detection in the CPU hotplug path   Sudeep Holla
• [PATCH -next v2 1/2] cacheinfo: Use atomic allocation for percpu cache attributes   Conor.Dooley at microchip.com
• [PATCH] perf: RISC-V: Add of_node_put() when breaking out of for_each_of_cpu_node()   Liang He
• [PATCH v4 0/2] use static key to optimize pgtable_l4_enabled   Jisheng Zhang
• [PATCH v5 0/2] use static key to optimize pgtable_l4_enabled   Jisheng Zhang
• [PATCH v5 1/2] riscv: move sbi_init() earlier before jump_label_init()   Jisheng Zhang
• [PATCH v5 2/2] riscv: turn pgtable_l4|[l5]_enabled to static key for RV64   Jisheng Zhang
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Conor.Dooley at microchip.com
• [PATCH v5 2/2] riscv: turn pgtable_l4|[l5]_enabled to static key for RV64   Emil Renner Berthing
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Sudeep Holla
• [PATCH v5] riscv: add irq stack support   Jisheng Zhang
• [PATCH v5 2/2] riscv: turn pgtable_l4|[l5]_enabled to static key for RV64   Jisheng Zhang
• [GIT PULL] RISC-V Fixes for 5.19-rc7   Palmer Dabbelt
• [PATCH] riscv: dts: microchip: hook up the mpfs' l2cache   Palmer Dabbelt
• [PATCH] riscv: dts: microchip: hook up the mpfs' l2cache   Conor.Dooley at microchip.com
• [GIT PULL] RISC-V Fixes for 5.19-rc7   pr-tracker-bot at kernel.org
• [PATCH v4 0/2] Fix RISC-V's arch-topology reporting   Conor Dooley
• [PATCH v4 1/2] arm64: topology: move store_cpu_topology() to shared code   Conor Dooley
• [PATCH v4 2/2] riscv: topology: fix default topology reporting   Conor Dooley
• [PATCH 0/3] KVM: selftests: Consolidate ucall code   Peter Gonda
• [RFC PATCH 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v3 0/1] Add Polarfire SoC GPIO support   lewis.hanly at microchip.com
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   lewis.hanly at microchip.com
• [PATCH v7 21/25] Kbuild: add Rust support   Masahiro Yamada
• [PATCH v2 0/4] riscv: mm: add Svnapot support   panqinglin2020 at iscas.ac.cn
• [PATCH v2 1/4] riscv, mm: detect svnapot cpu support at runtime   panqinglin2020 at iscas.ac.cn
• [PATCH v2 2/4] mm: support Svnapot in physical page linear-mapping   panqinglin2020 at iscas.ac.cn
• [PATCH v2 3/4] mm: support Svnapot in hugetlb page   panqinglin2020 at iscas.ac.cn
• [PATCH v2 4/4] mm: support Svnapot in huge vmap   panqinglin2020 at iscas.ac.cn
• [PATCH v7 21/25] Kbuild: add Rust support   Miguel Ojeda
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   Marc Zyngier
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   Marc Zyngier
• [PATCH v6 0/2] use static key to optimize pgtable_l4_enabled   Jisheng Zhang
• [PATCH v6 1/2] riscv: move sbi_init() earlier before jump_label_init()   Jisheng Zhang
• [PATCH v6 2/2] riscv: turn pgtable_l4|[l5]_enabled to static key for RV64   Jisheng Zhang
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   Lewis.Hanly at microchip.com
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   Conor.Dooley at microchip.com
• [PATCH v2 1/4] riscv, mm: detect svnapot cpu support at runtime   Jisheng Zhang
• [PATCH v7 00/25] Rust support   Conor Dooley
• [PATCH v4] arch/riscv: add Zihintpause support   Jisheng Zhang
• [PATCH v2 1/4] riscv, mm: detect svnapot cpu support at runtime   Conor.Dooley at microchip.com
• [PATCH v4 0/2] Fix RISC-V's arch-topology reporting   Conor.Dooley at microchip.com
• [PATCH v7 00/25] Rust support   Miguel Ojeda
• [PATCH v2 1/4] riscv, mm: detect svnapot cpu support at runtime   潘庆霖
• [PATCH v2 1/4] riscv, mm: detect svnapot cpu support at runtime   潘庆霖
• [PATCH v7 00/25] Rust support   Conor.Dooley at microchip.com
• [PATCH v2 1/4] riscv, mm: detect svnapot cpu support at runtime   Conor.Dooley at microchip.com
• [PATCH v7 00/25] Rust support   Miguel Ojeda
• [PATCH v4] arch/riscv: add Zihintpause support   Heiko Stuebner
• [PATCH v4] arch/riscv: add Zihintpause support   Conor.Dooley at microchip.com
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   Lewis.Hanly at microchip.com
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   Marc Zyngier
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   Conor.Dooley at microchip.com
• [PATCH v2 0/2] Updates for asm-generic/pci.h   Stafford Horne
• [PATCH v2 1/2] asm-generic: Remove pci.h copying remaining code to x86   Stafford Horne
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH 0/8] Support RISCV64 arch and common commands   Xianting Tian
• [PATCH 1/8] Add RISCV64 framework code support   Xianting Tian
• [PATCH 2/8] RISCV64: Make crash tool enter command line and support some commands   Xianting Tian
• [PATCH 3/8] RISCV64: Add 'dis' command support   Xianting Tian
• [PATCH 4/8] RISCV64: Add 'irq' command support   Xianting Tian
• [PATCH 5/8] RISCV64: Add 'bt' command support   Xianting Tian
• [PATCH 6/8] RISCV64: Add 'help -r' command support   Xianting Tian
• [PATCH 7/8] RISCV64: Add 'mach' command support   Xianting Tian
• [PATCH 8/8] RISCV64: Add the implementation of symbol verify   Xianting Tian
• [PATCH 0/8] Support RISCV64 arch and common commands   Guo Ren
• [PATCH v2 1/2] asm-generic: Remove pci.h copying remaining code to x86   Geert Uytterhoeven
• [PATCH 0/5] Fixups to work with crash tool   Xianting Tian
• [PATCH 1/5] RISC-V: Fixup fast call of crash_kexec()   Xianting Tian
• [PATCH 2/5] RISC-V: use __smp_processor_id() instead of smp_processor_id()   Xianting Tian
• [PATCH 3/5] RISC-V: Add arch_crash_save_vmcoreinfo support   Xianting Tian
• [PATCH 4/5] riscv: Add modules to virtual kernel memory layout dump   Xianting Tian
• [PATCH 5/5] RISC-V: Fixup getting correct current pc   Xianting Tian
• [PATCH 0/8] Support RISCV64 arch and common commands   Conor.Dooley at microchip.com
• [PATCH v1 4/4] riscv: dts: sifive unmatched: Add PWM controlled LEDs   Pavel Machek
• [PATCH v1 0/4] Add HiFive Unmatched LEDs   Pavel Machek
• [PATCH v1 4/4] riscv: dts: sifive unmatched: Add PWM controlled LEDs   Emil Renner Berthing
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Guo Ren
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   Marc Zyngier
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Ben Hutchings
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   Conor.Dooley at microchip.com
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Guo Ren
• [PATCH v3 0/2] Updates for asm-generic/pci.h   Stafford Horne
• [PATCH v3 1/2] asm-generic: Remove pci.h copying remaining code to x86   Stafford Horne
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH 0/8] Support RISCV64 arch and common commands   Xianting Tian
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   Xianting Tian
• [Crash-utility][PATCH 1/8] Add RISCV64 framework code support   Xianting Tian
• [Crash-utility][PATCH 2/8] RISCV64: Make crash tool enter command line and support some commands   Xianting Tian
• [Crash-utility][PATCH 3/8] RISCV64: Add 'dis' command support   Xianting Tian
• [Crash-utility][PATCH 4/8] RISCV64: Add 'irq' command support   Xianting Tian
• [Crash-utility][PATCH 5/8] RISCV64: Add 'bt' command support   Xianting Tian
• [Crash-utility][PATCH 6/8] RISCV64: Add 'help -r' command support   Xianting Tian
• [Crash-utility][PATCH 7/8] RISCV64: Add 'mach' command support   Xianting Tian
• [Crash-utility][PATCH 8/8] RISCV64: Add the implementation of symbol verify   Xianting Tian
• [PATCH 1/5] KVM: Add gfp_custom flag in struct kvm_mmu_memory_cache   Anup Patel
• [PATCH 3/5] RISC-V: KVM: Add G-stage ioremap() and iounmap() functions   Anup Patel
• [PATCH 4/5] RISC-V: KVM: Use PAGE_KERNEL_IO in kvm_riscv_gstage_ioremap()   Anup Patel
• [PATCH 5/5] RISC-V: KVM: Add support for Svpbmt inside Guest/VM   Anup Patel
• [PATCH v2 1/2] asm-generic: Remove pci.h copying remaining code to x86   Christoph Hellwig
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Christoph Hellwig
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Arnd Bergmann
• [PATCH v3 1/2] asm-generic: Remove pci.h copying remaining code to x86   Geert Uytterhoeven
• [PATCH v2 1/2] asm-generic: Remove pci.h copying remaining code to x86   Arnd Bergmann
• [PATCH] cpuidle: riscv-sbi: Fix CPU_PM_CPU_IDLE_ENTER_xyz() macro usage   Anup Patel
• [PATCH v2 03/12] reset: add polarfire soc reset support   Conor.Dooley at microchip.com
• [PATCH] perf: RISC-V: Add of_node_put() when breaking out of for_each_of_cpu_node()   Andrew Jones
• [PATCH v2 0/4] mm: arm64: bring up BATCHED_UNMAP_TLB_FLUSH   Yicong Yang
• [PATCH -next] riscv: lib: uaccess: fix CSR_STATUS SR_SUM bit   Ben Dooks
• [PATCH v5 03/13] dt-bindings: dma: dw-axi-dmac: extend the number of interrupts   Ben Dooks
• [PATCH v5 03/13] dt-bindings: dma: dw-axi-dmac: extend the number of interrupts   Conor.Dooley at microchip.com
• [PATCH v2 03/12] reset: add polarfire soc reset support   Philipp Zabel
• [PATCH v2 03/12] reset: add polarfire soc reset support   Conor.Dooley at microchip.com
• [RFC 0/9] KVM perf support   Atish Patra
• [RFC 1/9] RISC-V: Define a helper function to probe number of hardware counters   Atish Patra
• [RFC 2/9] RISC-V: Define a helper function to return counter width   Atish Patra
• [RFC 3/9] RISC-V: KVM: Define a probe function for SBI extension data structures   Atish Patra
• [RFC 4/9] RISC-V: KVM: Improve privilege mode filtering for perf   Atish Patra
• [RFC 5/9] RISC-V: KVM: Add skeleton support for perf   Atish Patra
• [RFC 6/9] RISC-V: KVM: Add SBI PMU extension support   Atish Patra
• [RFC 7/9] RISC-V: KVM: Implement trap & emulate for hpmcounters   Atish Patra
• [RFC 8/9] RISC-V: KVM: Implement perf support   Atish Patra
• [RFC 9/9] RISC-V: KVM: Implement firmware events   Atish Patra
• [PATCH] cpuidle: riscv-sbi: Fix CPU_PM_CPU_IDLE_ENTER_xyz() macro usage   Andrew Jones
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Guenter Roeck
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Conor.Dooley at microchip.com
• [PATCH] riscv: cpufreq: enable cpu frequency scaling menu   Conor Dooley
• [PATCH 0/2] Improve CLOCK_EVT_FEAT_C3STOP feature setting   Anup Patel
• [PATCH 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-always-on   Anup Patel
• [PATCH 2/2] clocksource: timer-riscv: Set CLOCK_EVT_FEAT_C3STOP based on DT property   Anup Patel
• [PATCH 2/2] clocksource: timer-riscv: Set CLOCK_EVT_FEAT_C3STOP based on DT property   Samuel Holland
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Arnd Bergmann
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Emil Renner Berthing
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Guo Ren
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Conor.Dooley at microchip.com
• [PATCH -next] arch_topology: Fix cache attributes detection in the CPU hotplug path   Sudeep Holla
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Guo Ren
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Conor.Dooley at microchip.com
• [PATCH v2 1/2] asm-generic: Remove pci.h copying remaining code to x86   Stafford Horne
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v4 1/2] arm64: topology: move store_cpu_topology() to shared code   Catalin Marinas
• [PATCH v4 1/2] arm64: topology: move store_cpu_topology() to shared code   Conor.Dooley at microchip.com
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Arnd Bergmann
• [PATCH v4 1/2] arm64: topology: move store_cpu_topology() to shared code   Catalin Marinas
• [PATCH v3 1/2] asm-generic: Remove pci.h copying remaining code to x86   Pierre Morel
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Arnd Bergmann
• [PATCH v2] riscv: compat: vdso: Fix vdso_install target   Emil Renner Berthing
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Ben Hutchings
• [PATCH v6 09/21] arch_topology: Add support to parse and detect cache attributes   Geert Uytterhoeven
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Christoph Hellwig
• [PATCH v6 09/21] arch_topology: Add support to parse and detect cache attributes   Conor Dooley
• [PATCH] riscv: Fix vdso_install target with CONFIG_COMPAT=y   Conor Dooley
• [PATCH v6 09/21] arch_topology: Add support to parse and detect cache attributes   Sudeep Holla
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   David Laight
• [PATCH -next v2 2/2] arch_topology: Fix cache attributes detection in the CPU hotplug path   Geert Uytterhoeven
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Palmer Dabbelt
• [PATCH] perf: RISC-V: Add of_node_put() when breaking out of for_each_of_cpu_node()   Atish Patra
• [PATCH v6 3/7] genirq: Add mechanism to multiplex a single HW IPI   Marc Zyngier
• [PATCH v2] riscv: compat: vdso: Fix vdso_install target   Guo Ren
• [PATCH] perf: RISC-V: Add of_node_put() when breaking out of for_each_of_cpu_node()   Will Deacon
• [PATCH -next] riscv:uprobe remove set/clear SR_SPIE in arch_uprobe_pre/post/abort_xol   Guo Ren
• [PATCH] riscv: fix RISCV_ISA_SVPBMT kconfig dependency warning   Guo Ren
• [PATCH V3 0/5] Support for 64bit hartid on RV64 platforms   Palmer Dabbelt
• [PATCH] riscv: fix RISCV_ISA_SVPBMT kconfig dependency warning   Heiko Stübner
• [PATCH -next v2] riscv:uprobe remove set/clear SR_SPIE in arch_uprobe_pre/post/abort_xol   Yipeng Zou
• [PATCH -next] riscv:uprobe remove set/clear SR_SPIE in arch_uprobe_pre/post/abort_xol   Yipeng Zou
• [PATCH -next v2] riscv:uprobe remove set/clear SR_SPIE in arch_uprobe_pre/post/abort_xol   Conor.Dooley at microchip.com
• [PATCH -next v2] riscv:uprobe remove set/clear SR_SPIE in arch_uprobe_pre/post/abort_xol   Conor.Dooley at microchip.com
• [PATCH v2 0/4] mm: arm64: bring up BATCHED_UNMAP_TLB_FLUSH   Barry Song
• [PATCH v3 0/3] arch_topology/cacheinfo: Fixes for v5.20   Sudeep Holla
• [PATCH v3 1/3] cacheinfo: Use atomic allocation for percpu cache attributes   Sudeep Holla
• [PATCH v3 2/3] ACPI: PPTT: Leave the table mapped for the runtime usage   Sudeep Holla
• [PATCH v3 3/3] arch_topology: Fix cache attributes detection in the CPU hotplug path   Sudeep Holla
• [PATCH v4 0/3] Cleanups for asm-generic/pci.h   Stafford Horne
• [PATCH v4 3/3] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v2 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v2 00/12] PolarFire SoC reset controller & clock cleanups   Conor.Dooley at microchip.com
• [PATCH v6 3/7] genirq: Add mechanism to multiplex a single HW IPI   Anup Patel
• [PATCH v4 3/3] asm-generic: Add new pci.h and use it   Arnd Bergmann
• [PATCH v7 0/7] RISC-V IPI Improvements   Anup Patel
• [PATCH v7 1/7] RISC-V: Clear SIP bit only when using SBI IPI operations   Anup Patel
• [PATCH v7 2/7] irqchip/riscv-intc: Allow drivers to directly discover INTC hwnode   Anup Patel
• [PATCH v7 3/7] genirq: Add mechanism to multiplex a single HW IPI   Anup Patel
• [PATCH v7 4/7] RISC-V: Treat IPIs as normal Linux IRQs   Anup Patel
• [PATCH v7 5/7] RISC-V: Allow marking IPIs as suitable for remote FENCEs   Anup Patel
• [PATCH v7 6/7] RISC-V: Use IPIs for remote TLB flush when possible   Anup Patel
• [PATCH v7 7/7] RISC-V: Use IPIs for remote icache flush when possible   Anup Patel
• [PATCH v4 3/3] asm-generic: Add new pci.h and use it   Christoph Hellwig
• [PATCH v5 0/4] Add Sstc extension support   Atish Patra
• [PATCH v5 1/4] RISC-V: Add SSTC extension CSR details   Atish Patra
• [PATCH v5 2/4] RISC-V: Enable sstc extension parsing from DT   Atish Patra
• [PATCH v5 3/4] RISC-V: Prefer sstc extension if available   Atish Patra
• [PATCH v5 4/4] RISC-V: KVM: Support sstc extension   Atish Patra
• [PATCH v4 3/3] asm-generic: Add new pci.h and use it   Bjorn Helgaas
• [PATCH -next v2] riscv:uprobe remove set/clear SR_SPIE in arch_uprobe_pre/post/abort_xol   Yipeng Zou
• [PATCH -next v2] riscv:uprobe remove set/clear SR_SPIE in arch_uprobe_pre/post/abort_xol   Yipeng Zou
• [PATCH v3] riscv:uprobe fix SR_SPIE set/clear handling   Yipeng Zou
• [PATCH v5 4/4] RISC-V: KVM: Support sstc extension   Anup Patel
• [RFC PATCH riscv/for-next 1/4] riscv: align ftrace to 4 Byte boundary and increase ftrace prologue size   Palmer Dabbelt
• [RFC PATCH riscv/for-next 2/4] riscv: export patch_insn_write   Palmer Dabbelt
• [RFC PATCH riscv/for-next 3/4] riscv: ftrace: use indirect jump to work with kernel preemption   Palmer Dabbelt
• [RFC PATCH riscv/for-next 4/4] riscv: ftrace: do not use stop_machine to update code   Palmer Dabbelt
• [PATCH v3] riscv:uprobe fix SR_SPIE set/clear handling   Conor.Dooley at microchip.com
• [PATCH v4] riscv:uprobe fix SR_SPIE set/clear handling   Yipeng Zou
• [PATCH v3] riscv:uprobe fix SR_SPIE set/clear handling   Yipeng Zou
• [PATCH v5 4/4] RISC-V: KVM: Support sstc extension   Atish Patra
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   HAGIO KAZUHITO(萩尾　一仁)
• [Crash-utility][PATCH 1/8] Add RISCV64 framework code support   HAGIO KAZUHITO(萩尾　一仁)
• [Crash-utility][PATCH 2/8] RISCV64: Make crash tool enter command line and support some commands   HAGIO KAZUHITO(萩尾　一仁)
• [Crash-utility][PATCH 1/8] Add RISCV64 framework code support   Heinrich Schuchardt
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   tianxianting
• [Crash-utility][PATCH 1/8] Add RISCV64 framework code support   HAGIO KAZUHITO(萩尾　一仁)
• [PATCH 2/2] clocksource: timer-riscv: Set CLOCK_EVT_FEAT_C3STOP based on DT property   Anup Patel
• [PATCH v3 2/3] ACPI: PPTT: Leave the table mapped for the runtime usage   Rafael J. Wysocki
• [PATCH 1/7] pwm: sifive: Simplify offset calculation for PWMCMP registers   Uwe Kleine-König
• [PATCH 2/7] pwm: sifive: Fold pwm_sifive_enable() into its only caller   Uwe Kleine-König
• [PATCH 3/7] pwm: sifive: Reduce time the controller lock is held   Uwe Kleine-König
• [PATCH 4/7] pwm: sifive: Enable clk only after period check in .apply()   Uwe Kleine-König
• [PATCH 5/7] pwm: sifive: Simplify clk handling   Uwe Kleine-König
• [PATCH 6/7] pwm: sifive: Ensure the clk is enabled exactly one per running PWM   Uwe Kleine-König
• [PATCH 7/7] pwm: sifive: Shut down hardware only after pwmchip_remove() completed   Uwe Kleine-König
• [PATCH v7 3/7] genirq: Add mechanism to multiplex a single HW IPI   Marc Zyngier
• [PATCH v6 3/4] pwm: add microchip soft ip corePWM driver   Conor.Dooley at microchip.com
• [PATCH v7 3/7] genirq: Add mechanism to multiplex a single HW IPI   Anup Patel
• [PATCH v7 3/7] genirq: Add mechanism to multiplex a single HW IPI   Marc Zyngier
• [PATCH v7 3/7] genirq: Add mechanism to multiplex a single HW IPI   Anup Patel
• [PATCH v5 0/4] Cleanups for asm-generic/pci.h   Stafford Horne
• [PATCH v5 1/4] PCI: Remove pci_get_legacy_ide_irq and asm-generic/pci.h   Stafford Horne
• [PATCH v5 2/4] PCI: Move isa_dma_bridge_buggy out of dma.h   Stafford Horne
• [PATCH v5 4/4] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v6 3/4] pwm: add microchip soft ip corePWM driver   Uwe Kleine-König
• [PATCH v6 3/4] pwm: add microchip soft ip corePWM driver   Conor Dooley
• [PATCH] riscv: traps_misaligned: do not duplicate stringify   Krzysztof Kozlowski
• [PATCH v7 0/4] Microchip soft ip corePWM driver   Conor Dooley
• [PATCH v7 1/4] dt-bindings: pwm: fix microchip corePWM's pwm-cells   Conor Dooley
• [PATCH v7 2/4] riscv: dts: fix the icicle's #pwm-cells   Conor Dooley
• [PATCH v7 3/4] pwm: add microchip soft ip corePWM driver   Conor Dooley
• [PATCH v7 4/4] MAINTAINERS: add pwm to PolarFire SoC entry   Conor Dooley
• [PATCH v5 4/4] asm-generic: Add new pci.h and use it   Bjorn Helgaas
• [PATCH v6 0/4] Add Sstc extension support   Atish Patra
• [PATCH v6 1/4] RISC-V: Add SSTC extension CSR details   Atish Patra
• [PATCH v6 2/4] RISC-V: Enable sstc extension parsing from DT   Atish Patra
• [PATCH v6 3/4] RISC-V: Prefer sstc extension if available   Atish Patra
• [PATCH v6 4/4] RISC-V: KVM: Support sstc extension   Atish Patra
• [PATCH] [PATCH v2] riscv: add as-options for modules with assembly compontents   Palmer Dabbelt
• [PATCH] profile: setup_profiling_timer() is moslty not implemented   Ben Dooks
• [PATCH 6/7] pwm: sifive: Ensure the clk is enabled exactly one per running PWM   Uwe Kleine-König
• [PATCH v5 4/4] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Palmer Dabbelt
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Rob Herring
• [PATCH] riscv: mmap with PROT_WRITE but no PROT_READ is invalid   Palmer Dabbelt
• [RESEND PATCH v2] RISC-V: Add fast call path of crash_kexec()   Palmer Dabbelt
• [PATCH] fs: Call kmap_local_page() in copy_string_kernel()   Ira Weiny
• [PATCH 0/2] riscv: Add macro for multiple nop instructions   Palmer Dabbelt
• [RESEND PATCH v2] RISC-V: Add fast call path of crash_kexec()   tianxianting
• [PATCH 1/1] riscv: enable Docker requirements in defconfig   Palmer Dabbelt
• [PATCH 2/5] RISC-V: use __smp_processor_id() instead of smp_processor_id()   Heiko Stübner
• [PATCH 4/5] riscv: Add modules to virtual kernel memory layout dump   Heiko Stübner
• [PATCH 2/5] RISC-V: use __smp_processor_id() instead of smp_processor_id()   Atish Patra
• [PATCH 4/5] riscv: Add modules to virtual kernel memory layout dump   Guo Ren
• [PATCH v5 4/4] asm-generic: Add new pci.h and use it   Arnd Bergmann
• [PATCH 1/1] riscv: enable Docker requirements in defconfig   Heinrich Schuchardt
• [Crash-utility] [PATCH 0/5] Fixups to work with crash tool   Dave Young
• [PATCH 4/5] riscv: Add modules to virtual kernel memory layout dump   Andreas Schwab
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Arnd Bergmann
• [PATCH 4/5] riscv: Add modules to virtual kernel memory layout dump   tianxianting
• [syzbot] riscv/fixes boot error: WARNING in __apply_to_page_range   syzbot
• [syzbot] riscv/fixes boot error: WARNING in __apply_to_page_range   Daniel Borkmann
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Palmer Dabbelt
• [GIT PULL] RISC-V Fixes for 5.19-rc8   Palmer Dabbelt
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Rob Herring
• [PATCH v7 0/4] Add Sstc extension support   Atish Patra
• [PATCH v7 1/4] RISC-V: Add SSTC extension CSR details   Atish Patra
• [PATCH v7 2/4] RISC-V: Enable sstc extension parsing from DT   Atish Patra
• [PATCH v7 3/4] RISC-V: Prefer sstc extension if available   Atish Patra
• [PATCH v7 4/4] RISC-V: KVM: Support sstc extension   Atish Patra
• [PATCH 7/7] pwm: sifive: Shut down hardware only after pwmchip_remove() completed   Emil Renner Berthing
• [PATCH RFC 1/2] dt-bindings: interrupt-controller: sifive,plic: Document Renesas RZ/Five SoC   Rob Herring
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Maciej W. Rozycki
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Rob Herring
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Arnd Bergmann
• [PATCH] riscv: compat: vdso: Fix vdso_install target   Palmer Dabbelt
• [GIT PULL] RISC-V Fixes for 5.19-rc8   pr-tracker-bot at kernel.org
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Jessica Clarke
• [PATCH v5 4/4] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Rob Herring
• [PATCH v6 0/4] Cleanups for asm-generic/pci.h   Stafford Horne
• [PATCH v6 1/4] PCI: Remove pci_get_legacy_ide_irq and asm-generic/pci.h   Stafford Horne
• [PATCH v6 2/4] PCI: Move isa_dma_bridge_buggy out of dma.h   Stafford Horne
• [PATCH v6 4/4] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Maciej W. Rozycki
• [PATCH 1/1] riscv: enable Docker requirements in defconfig   Palmer Dabbelt
• [PATCH v5 4/4] asm-generic: Add new pci.h and use it   Bjorn Helgaas
• [PATCH v3 2/2] asm-generic: Add new pci.h and use it   Maciej W. Rozycki
• [PATCH v5 4/4] asm-generic: Add new pci.h and use it   Stafford Horne
• [PATCH v5 4/4] asm-generic: Add new pci.h and use it   Bjorn Helgaas
• [PATCH v6 1/4] PCI: Remove pci_get_legacy_ide_irq and asm-generic/pci.h   Bjorn Helgaas
• [PATCH v6 1/4] PCI: Remove pci_get_legacy_ide_irq and asm-generic/pci.h   Stafford Horne
• [PATCH] fs: Call kmap_local_page() in copy_string_kernel()   Fabio M. De Francesco
• [PATCH v7 0/4] Add Sstc extension support   Anup Patel
• [PATCH v2 0/4] mm: arm64: bring up BATCHED_UNMAP_TLB_FLUSH   xhao at linux.alibaba.com
• [PATCH v2 0/4] mm: arm64: bring up BATCHED_UNMAP_TLB_FLUSH   xhao at linux.alibaba.com
• [PATCH v4 0/2] Fix RISC-V's arch-topology reporting   Conor.Dooley at microchip.com
• [Crash-utility] [PATCH 0/5] Fixups to work with crash tool   tianxianting
• [PATCH V8 00/10] arch: Add qspinlock support with combo style   guoren at kernel.org
• [PATCH V8 01/10] asm-generic: ticket-lock: Remove unnecessary atomic_read   guoren at kernel.org
• [PATCH V8 02/10] asm-generic: ticket-lock: Use the same struct definitions with qspinlock   guoren at kernel.org
• [PATCH V8 03/10] asm-generic: ticket-lock: Move into ticket_spinlock.h   guoren at kernel.org
• [PATCH V8 04/10] asm-generic: spinlock: Add queued spinlock support in common header   guoren at kernel.org
• [PATCH V8 05/10] riscv: Enable ARCH_INLINE_READ*/WRITE*/SPIN*   guoren at kernel.org
• [PATCH V8 06/10] riscv: atomic: Clean up unnecessary acquire and release definitions   guoren at kernel.org
• [PATCH V8 07/10] riscv: Add qspinlock support   guoren at kernel.org
• [PATCH V8 08/10] riscv: Add combo spinlock support   guoren at kernel.org
• [PATCH V8 09/10] csky: Enable ARCH_INLINE_READ*/WRITE*/SPIN*   guoren at kernel.org
• [PATCH V8 10/10] csky: Add qspinlock support   guoren at kernel.org
• [PATCH 1/2] riscv/purgatory: hard-code obj-y in Makefile   Masahiro Yamada
• [PATCH V2 0/5] Fixups to work with crash tool   Xianting Tian
• [PATCH V2 1/5] RISC-V: use __smp_processor_id() instead of smp_processor_id()   Xianting Tian
• [PATCH V2 2/5] RISC-V: Add arch_crash_save_vmcoreinfo support   Xianting Tian
• [PATCH V2 3/5] riscv: Add modules to virtual kernel memory layout dump   Xianting Tian
• [PATCH V2 4/5] RISC-V: Fixup getting correct current pc   Xianting Tian
• [PATCH V2 5/5] riscv64: crash_core: Export kernel vm layout, phys_ram_base   Xianting Tian
• [PATCH 0/2] riscv: Add macro for multiple nop instructions   Samuel Holland
• [RESEND PATCH V2 0/5] Fixups to work with crash tool   Xianting Tian
• [RESEND PATCH V2 1/5] RISC-V: use __smp_processor_id() instead of smp_processor_id()   Xianting Tian
• [RESEND PATCH V2 2/5] RISC-V: Add arch_crash_save_vmcoreinfo support   Xianting Tian
• [RESEND PATCH V2 3/5] riscv: Add modules to virtual kernel memory layout dump   Xianting Tian
• [RESEND PATCH V2 4/5] RISC-V: Fixup getting correct current pc   Xianting Tian
• [RESEND PATCH V2 5/5] riscv: crash_core: Export kernel vm layout, phys_ram_base   Xianting Tian
• [PATCH V8 10/10] csky: Add qspinlock support   Waiman Long
• [PATCH v2 1/2] riscv/purgatory: hard-code obj-y in Makefile   Masahiro Yamada
• [PATCH v2 2/2] riscv/purgatory: Omit use of bin2c   Masahiro Yamada
• [PATCH V8 10/10] csky: Add qspinlock support   Guo Ren
• [PATCH v4 0/2] Fix RISC-V's arch-topology reporting   Will Deacon
• [PATCH v4 0/2] Fix RISC-V's arch-topology reporting   Conor.Dooley at microchip.com
• [PATCH] [PATCH v2] riscv: add as-options for modules with assembly compontents   Ben Dooks
• [PATCH] [PATCH v2] riscv: add as-options for modules with assembly compontents   Conor.Dooley at microchip.com
• [PATCH v2 1/2] riscv/purgatory: hard-code obj-y in Makefile   Nick Desaulniers
• [RESEND PATCH V2 0/5] Fixups to work with crash tool   Conor.Dooley at microchip.com
• [PATCH] checkstack: add riscv support for scripts/checkstack.pl   Conor.Dooley at microchip.com
• [PATCH v2 2/2] riscv/purgatory: Omit use of bin2c   Nick Desaulniers
• [PATCH] profile: setup_profiling_timer() is moslty not implemented   Andrew Morton
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Michel Lespinasse
• [PATCH] profile: setup_profiling_timer() is moslty not implemented   Ben Dooks
• [PATCH] checkstack: add riscv support for scripts/checkstack.pl   Masahiro Yamada
• [PATCH v2 2/2] riscv/purgatory: Omit use of bin2c   Masahiro Yamada
• [PATCH v7 3/4] RISC-V: Prefer sstc extension if available   Atish Patra
• [RESEND PATCH V2 0/5] Fixups to work with crash tool   tianxianting
• [RESEND PATCH V2 0/5] Fixups to work with crash tool   Conor.Dooley at microchip.com
• [PATCH v4 1/2] arm64: topology: move store_cpu_topology() to shared code   Atish Patra
• [PATCH v4 0/2] Fix RISC-V's arch-topology reporting   Atish Patra
• [RESEND PATCH V2 0/5] Fixups to work with crash tool   Xianting Tian
• [PATCH v4 2/2] riscv: topology: fix default topology reporting   Atish Patra
• [PATCH v4 0/2] Fix RISC-V's arch-topology reporting   Conor.Dooley at microchip.com
• [RESEND PATCH V2 0/5] Fixups to work with crash tool   Xianting Tian
• [PATCH V4 0/5] RISC-V fixups to work with crash tool   Xianting Tian
• [PATCH V4 1/5] RISC-V: use __smp_processor_id() instead of smp_processor_id()   Xianting Tian
• [PATCH V4 2/5] RISC-V: Add arch_crash_save_vmcoreinfo support   Xianting Tian
• [PATCH V4 3/5] riscv: Add modules to virtual kernel memory layout dump   Xianting Tian
• [PATCH V4 4/5] RISC-V: Fixup getting correct current pc   Xianting Tian
• [PATCH V4 5/5] riscv: crash_core: Export kernel vm layout, phys_ram_base   Xianting Tian
• [RESEND PATCH V2 0/5] Fixups to work with crash tool   Xianting Tian
• [RESEND PATCH V2 0/5] Fixups to work with crash tool   Conor.Dooley at microchip.com
• [RESEND PATCH V2 0/5] Fixups to work with crash tool   Xianting Tian
• [PATCH V4 0/5] RISC-V fixups to work with crash tool   Conor.Dooley at microchip.com
• [PATCH 14/36] cpuidle: Fix rcu_idle_*() usage   Gautham R. Shenoy
• [PATCH] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output   Anup Patel
• [PATCH] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output   Conor.Dooley at microchip.com
• [PATCH] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output   Anup Patel
• [PATCH V4 0/5] RISC-V fixups to work with crash tool   Xianting Tian
• [PATCH] rtc: remove 'pending' variable from mpfs_rtc_wakeup_irq_handler()   Alexandre Belloni
• [PATCH v2 0/2] dt-bindings: sifive: fix dt-schema errors   Conor.Dooley at microchip.com
• [PATCH v3 0/2] Fix SiFive dt-schema errors   Conor Dooley
• [PATCH v3 1/2] dt-bindings: sifive: add cache-set value of 2048   Conor Dooley
• [PATCH v3 2/2] dt-bindings: sifive: add gpio-line-names   Conor Dooley
• [PATCH v3 1/2] dt-bindings: sifive: add cache-set value of 2048   Krzysztof Kozlowski
• [PATCH v3 1/2] dt-bindings: sifive: add cache-set value of 2048   Conor.Dooley at microchip.com
• [PATCH 0/6] Add support for Renesas RZ/Five SoC   Lad Prabhakar
• [PATCH 1/6] dt-bindings: arm: renesas: Ignore the schema for RISC-V arch   Lad Prabhakar
• [PATCH 2/6] dt-bindings: riscv: Sort the CPU core list alphabetically   Lad Prabhakar
• [PATCH 3/6] dt-bindings: riscv: Add Andes AX45MP core to the list   Lad Prabhakar
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Lad Prabhakar
• [PATCH 5/6] RISC-V: Kconfig.socs: Add Renesas RZ/Five SoC kconfig option   Lad Prabhakar
• [PATCH 6/6] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC   Lad Prabhakar
• [PATCH 6/6] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC   Conor.Dooley at microchip.com
• [PATCH 5/6] RISC-V: Kconfig.socs: Add Renesas RZ/Five SoC kconfig option   Conor.Dooley at microchip.com
• [PATCH 0/6] Add support for Renesas RZ/Five SoC   Conor.Dooley at microchip.com
• [PATCH 6/6] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC   Conor.Dooley at microchip.com
• [PATCH] checkstack: add riscv support for scripts/checkstack.pl   Wadim Mueller
• [PATCH v2] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output   Anup Patel
• [PATCH v3 1/2] dt-bindings: sifive: add cache-set value of 2048   Krzysztof Kozlowski
• [PATCH v3 1/2] dt-bindings: sifive: add cache-set value of 2048   Conor.Dooley at microchip.com
• [PATCH 0/6] Add support for Renesas RZ/Five SoC   Lad, Prabhakar
• [PATCH 6/6] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC   Lad, Prabhakar
• [PATCH 5/6] RISC-V: Kconfig.socs: Add Renesas RZ/Five SoC kconfig option   Lad, Prabhakar
• [PATCH 6/6] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC   Conor.Dooley at microchip.com
• [PATCH 6/6] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC   Lad, Prabhakar
• [PATCH v2] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output   Conor.Dooley at microchip.com
• [PATCH 1/6] dt-bindings: arm: renesas: Ignore the schema for RISC-V arch   Krzysztof Kozlowski
• [PATCH 2/6] dt-bindings: riscv: Sort the CPU core list alphabetically   Krzysztof Kozlowski
• [PATCH 3/6] dt-bindings: riscv: Add Andes AX45MP core to the list   Krzysztof Kozlowski
• [PATCH 1/6] dt-bindings: arm: renesas: Ignore the schema for RISC-V arch   Krzysztof Kozlowski
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Krzysztof Kozlowski
• [PATCH v2] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output   Ben Dooks
• [PATCH 1/6] dt-bindings: arm: renesas: Ignore the schema for RISC-V arch   Lad, Prabhakar
• [PATCH 6/6] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC   Krzysztof Kozlowski
• [PATCH 1/6] dt-bindings: arm: renesas: Ignore the schema for RISC-V arch   Lad, Prabhakar
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Lad, Prabhakar
• [PATCH 6/6] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC   Lad, Prabhakar
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Biju Das
• [PATCH 1/6] dt-bindings: arm: renesas: Ignore the schema for RISC-V arch   Krzysztof Kozlowski
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Lad, Prabhakar
• [PATCH 1/6] dt-bindings: arm: renesas: Ignore the schema for RISC-V arch   Lad, Prabhakar
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Krzysztof Kozlowski
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Lad, Prabhakar
• [PATCH v2] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output   Anup Patel
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Krzysztof Kozlowski
• [PATCH v2] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output   Ben Dooks
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Lad, Prabhakar
• [PATCH v2 0/2] Improve CLOCK_EVT_FEAT_C3STOP feature setting   Anup Patel
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Anup Patel
• [PATCH v2 2/2] clocksource: timer-riscv: Set CLOCK_EVT_FEAT_C3STOP based on DT property   Anup Patel
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Krzysztof Kozlowski
• [PATCH v2] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output   Anup Patel
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Krzysztof Kozlowski
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Sudeep Holla
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Anup Patel
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Biju Das
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Anup Patel
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Krzysztof Kozlowski
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Krzysztof Kozlowski
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Sudeep Holla
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Biju Das
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Krzysztof Kozlowski
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Anup Patel
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Conor.Dooley at microchip.com
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Anup Patel
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Anup Patel
• [Crash-utility][PATCH 1/8] Add RISCV64 framework code support   Yixun Lan
• [PATCH v3 2/2] dt-bindings: sifive: add gpio-line-names   Rob Herring
• [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu   Sudeep Holla
• [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK   Lad, Prabhakar
• [PATCH 1/6] dt-bindings: arm: renesas: Ignore the schema for RISC-V arch   Rob Herring
• [PATCH V8 02/10] asm-generic: ticket-lock: Use the same struct definitions with qspinlock   kernel test robot
• [PATCH V8 07/10] riscv: Add qspinlock support   kernel test robot
• [PATCH V8 07/10] riscv: Add qspinlock support   Guo Ren
• [PATCH V8 07/10] riscv: Add qspinlock support   Arnd Bergmann
• [PATCH V8 07/10] riscv: Add qspinlock support   Guo Ren
• [Crash-utility][PATCH 1/8] Add RISCV64 framework code support   Xianting Tian
• [PATCH v4 05/17] dt-bindings: PCI: dwc: Stop selecting generic bindings by default   Serge Semin
• [PATCH 6/7] pwm: sifive: Ensure the clk is enabled exactly one per running PWM   Thierry Reding
• [PATCH 7/7] pwm: sifive: Shut down hardware only after pwmchip_remove() completed   Thierry Reding
• [PATCH 1/7] pwm: sifive: Simplify offset calculation for PWMCMP registers   Thierry Reding
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Paul E. McKenney
• [PATCH 7/7] pwm: sifive: Shut down hardware only after pwmchip_remove() completed   Conor.Dooley at microchip.com
• [PATCH] doc: RISC-V: Document that misaligned accesses are supported   Palmer Dabbelt
• [PATCH v4 05/17] dt-bindings: PCI: dwc: Stop selecting generic bindings by default   Rob Herring
• Biznesowy angielski   Krzysztof Maj
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Michel Lespinasse
• [PATCH] riscv: enable software resend of irqs   Conor Dooley
• [GIT PULL] KVM/riscv changes for 5.20   Anup Patel
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   Yixun Lan
• [GIT PULL] KVM/riscv changes for 5.20   Paolo Bonzini
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Rafael J. Wysocki
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   Xianting Tian
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Paul E. McKenney
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Paul E. McKenney
• [GIT PULL] A Single RISC-V Fix for 5.19   Palmer Dabbelt
• [GIT PULL] A Single RISC-V Fix for 5.19   pr-tracker-bot at kernel.org
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   Yixun Lan
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   Xianting Tian
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Michel Lespinasse
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Michel Lespinasse
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Paul E. McKenney
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Rafael J. Wysocki
• [PATCH 04/36] cpuidle,intel_idle: Fix CPUIDLE_FLAG_IRQ_ENABLE   Michel Lespinasse
• [PATCH v3 1/1] gpio: mpfs: add polarfire soc gpio support   Lewis.Hanly at microchip.com
• [PATCH] selftests/seccomp: Check CAP_SYS_ADMIN capability in the test mode_filter_without_nnp   Gautam Menghani
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   Yixun Lan
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   Xianting Tian
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   Yixun Lan
• [Crash-utility][PATCH V2 0/9] Support RISCV64 arch and common commands   Xianting Tian
• [Crash-utility][PATCH V2 1/9] Add RISCV64 framework code support   Xianting Tian
• [Crash-utility][PATCH V2 2/9] RISCV64: Make crash tool enter command line and support some commands   Xianting Tian
• [Crash-utility][PATCH V2 3/9] RISCV64: Add 'dis' command support   Xianting Tian
• [Crash-utility][PATCH V2 4/9] RISCV64: Add 'irq' command support   Xianting Tian
• [Crash-utility][PATCH V2 5/9] RISCV64: Add 'bt' command support   Xianting Tian
• [Crash-utility][PATCH V2 6/9] RISCV64: Add 'help -r' command support   Xianting Tian
• [Crash-utility][PATCH V2 7/9] RISCV64: Add 'help -m/M' command support   Xianting Tian
• [Crash-utility][PATCH V2 8/9] RISCV64: Add 'mach' command support   Xianting Tian
• [Crash-utility][PATCH V2 9/9] RISCV64: Add the implementation of symbol verify   Xianting Tian
• [Crash-utility][PATCH 0/8] Support RISCV64 arch and common commands   Xianting Tian

Last message date: Sun Jul 31 21:35:16 PDT 2022
Archived on: Wed Aug 3 06:51:04 PDT 2022

• Messages sorted by: [ thread ] [ subject ] [ author ]
• More info on this list...