[PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK
Krzysztof Kozlowski
krzysztof.kozlowski at linaro.org
Wed Jul 27 05:36:59 PDT 2022
On 27/07/2022 14:21, Biju Das wrote:
> Hi,
>
>> Subject: Re: [PATCH 4/6] dt-bindings: riscv: Add DT binding
>> documentation for Renesas RZ/Five SoC and SMARC EVK
>>
>> On 27/07/2022 13:37, Lad, Prabhakar wrote:
>>>>>>
>>>>> I did run the dtbs_check test as per your suggestion (below is the
>>>>> log) and didn't see "no matching schema error"
>>>>>
>>>>
>>>> So you do not see any errors at all. Then it does not work, does it?
>>>>
>>> Right I reverted my changes I can see it complaining, dtb_check seems
>>> to have returned false positive in my case.
>>>
>>> What approach would you suggest to ignore the schema here?
>>
>> I don't think currently it would work with your approach. Instead, you
>> should select here all SoCs which the schema should match.
>>
>> This leads to my previous concern - you use the same SoC compatible for
>> two different architectures and different SoCs: ARMv8 and RISC-V.
>
> Or is it same SoC(R9A07G043) based on two different CPU architectures (ARMv8 and RISC-V)
Then it is not the same SoC! Same means same, identical. CPU
architecture is one of the major differences, which means it is not the
same.
> Using same SoM and Carrier board?
It's like saying PC with x86 and ARMv8 board are the same because they
both use same "PC chassis".
Best regards,
Krzysztof
More information about the linux-riscv
mailing list