[PATCH v1 1/2] dt-bindings: riscv: document the sifive e24

Krzysztof Kozlowski krzysztof.kozlowski at linaro.org
Tue Jul 12 01:08:20 PDT 2022

Previous message (by thread): [PATCH v1 1/2] dt-bindings: riscv: document the sifive e24
Next message (by thread): [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On 11/07/2022 20:43, Conor Dooley wrote:
> From: Conor Dooley <conor.dooley at microchip.com>
> 
> The SiFive E24 is a 32 bit monitor core present on the JH7100.
> 
> Signed-off-by: Conor Dooley <conor.dooley at microchip.com>


Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski at linaro.org>


Best regards,
Krzysztof

Previous message (by thread): [PATCH v1 1/2] dt-bindings: riscv: document the sifive e24
Next message (by thread): [PATCH v1 2/2] riscv: dts: starfive: add the missing monitor core
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the linux-riscv mailing list