[v3 0/5] Miscallenous improvement & fixes for the PMU driver

Atish Patra atishp at rivosinc.com
Mon Jul 11 10:46:27 PDT 2022


This series fixes issues PMU driver code.
PATCH 1 & 3 are fixes for rv32 while PATCH 2 fixes a redundant
user page update issue during counter start.

PATCH 4 & 5 improves the SBI PMU definition.

Changes from v2->v3:
1. Added two more patches that fixes few typos and enable support
for perf support in KVM.

Changes from v1->v2:
1. Add proper compile time rv32 checks.

Atish Patra (5):
RISC-V: Fix counter restart during overflow for RV32
RISC-V: Update user page mapping only once during start
RISC-V: Fix SBI PMU calls for RV32
RISC-V: Move counter info definition to sbi header file
RISC-V: Improve SBI definitions

arch/riscv/include/asm/sbi.h | 32 ++++++++++++++++++++++++++++++--
drivers/perf/riscv_pmu.c     |  1 -
drivers/perf/riscv_pmu_sbi.c | 30 ++++++++++++++++--------------
3 files changed, 46 insertions(+), 17 deletions(-)

--
2.25.1




More information about the linux-riscv mailing list