[RESEND PATCH v4] MAINTAINERS: add polarfire rng, pci and clock drivers
Herbert Xu
herbert at gondor.apana.org.au
Thu Jul 7 22:14:44 PDT 2022
On Thu, Jul 07, 2022 at 01:30:27PM +0000, Conor.Dooley at microchip.com wrote:
> On 22/06/2022 23:58, Conor Dooley wrote:
> > From: Conor Dooley <conor.dooley at microchip.com>
> >
> > Hardware random, PCI and clock drivers for the PolarFire SoC have been
> > upstreamed but are not covered by the MAINTAINERS entry, so add them.
> > Daire is the author of the clock & PCI drivers, so add him as a
> > maintainer in place of Lewis.
> >
> > Acked-by: Bjorn Helgaas <bhelgaas at google.com>
> > Acked-by: Stephen Boyd <sboyd at kernel.org>
> > Signed-off-by: Conor Dooley <conor.dooley at microchip.com>
>
> Arnd, Palmer:
> Does the SoC tree make more sense for this patch?
> I am missing an ack from Herbert (but I don't think that's blocking
> for a MAINTAINERS update to my own entry?).
I'm not sure why an ack is needed from me since the entry doesn't
intersect with crypto at all. But FWIW
Acked-by: Herbert Xu <herbert at gondor.apana.org.au>
Cheers,
--
Email: Herbert Xu <herbert at gondor.apana.org.au>
Home Page: http://gondor.apana.org.au/~herbert/
PGP Key: http://gondor.apana.org.au/~herbert/pubkey.txt
More information about the linux-riscv
mailing list