[PATCH v2 0/2] dt-bindings: sifive: fix dt-schema errors
Atul Khare
atulkhare at rivosinc.com
Fri Jul 1 12:49:40 PDT 2022
Conor,
Apologies for the delay, but my laptop died a couple of weeks ago, and
I have been scrambling to get things up and running on the
replacement. I will try and get back to it ASAP.
On Sat, Jun 18, 2022 at 5:40 AM <Conor.Dooley at microchip.com> wrote:
>
> On 09/06/2022 00:39, Atul Khare wrote:
> > EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> >
> > The patch series fixes dt-schema validation errors that can be reproduced
> > using the following: make ARCH=riscv defconfig; make ARCH=riscv
> > dt_binding_check dtbs_check
> >
> > This is a rebased version of https://tinyurl.com/yvdvmsjd, and excludes
> > two patches that are now redundant.
>
> Hey Atul,
> Any word on (an applicable) v3? Would like to get rid of this last
> couple of warnings.
> Thanks,
> Conor.
>
> >
> > Atul Khare (2):
> > dt-bindings: sifive: add cache-set value of 2048
> > dt-bindings: sifive: add gpio-line-names
> >
> > Documentation/devicetree/bindings/gpio/sifive,gpio.yaml | 3 +++
> > Documentation/devicetree/bindings/riscv/sifive-l2-cache.yaml | 4 +++-
> > 2 files changed, 6 insertions(+), 1 deletion(-)
> >
> > --
> > 2.34.1
>
More information about the linux-riscv
mailing list