[PATCH 3/6] dt-bindings: riscv: Add Andes AX45MP core to the list
Krzysztof Kozlowski
krzysztof.kozlowski at linaro.org
Wed Jul 27 01:51:53 PDT 2022
On 26/07/2022 20:06, Lad Prabhakar wrote:
> The Renesas RZ/Five microprocessor includes a RISC-V CPU Core (AX45MP
> Single) from Andes. In preparation to add support for RZ/Five SoC add
> the Andes AX45MP core to the list.
>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski at linaro.org>
Best regards,
Krzysztof
More information about the linux-riscv
mailing list