[PATCH 1/4] dt-bindings: cache: sifive,ccache0: Add StarFive JH7100 compatible
Rob Herring
robh at kernel.org
Fri Oct 27 11:22:36 PDT 2023
On Thu, Oct 26, 2023 at 02:10:37PM +0100, Conor Dooley wrote:
> On Wed, Oct 25, 2023 at 11:56:37AM -0700, Emil Renner Berthing wrote:
> > This cache controller is also used on the StarFive JH7100 SoC.
> > Unfortunately it needs a quirk to work properly, so add dedicated
> > compatible string to be able to match it.
> >
> > Signed-off-by: Emil Renner Berthing <emil.renner.berthing at canonical.com>
>
> Reviewed-by: Conor Dooley <conor.dooley at microchip.com>
Did you want me to pick this up? Or you or Palmer will?
Rob
More information about the linux-riscv
mailing list