[PATCH 1/4] dt-bindings: cache: sifive,ccache0: Add StarFive JH7100 compatible
Conor Dooley
conor at kernel.org
Fri Oct 27 11:38:33 PDT 2023
On Fri, Oct 27, 2023 at 01:22:36PM -0500, Rob Herring wrote:
> On Thu, Oct 26, 2023 at 02:10:37PM +0100, Conor Dooley wrote:
> > On Wed, Oct 25, 2023 at 11:56:37AM -0700, Emil Renner Berthing wrote:
> > > This cache controller is also used on the StarFive JH7100 SoC.
> > > Unfortunately it needs a quirk to work properly, so add dedicated
> > > compatible string to be able to match it.
> > >
> > > Signed-off-by: Emil Renner Berthing <emil.renner.berthing at canonical.com>
> >
> > Reviewed-by: Conor Dooley <conor.dooley at microchip.com>
>
> Did you want me to pick this up? Or you or Palmer will?
Me or Palmer I guess, I was going to take the lot together through soc.
Cheers,
Conor.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20231027/db1174d9/attachment.sig>
More information about the linux-riscv
mailing list