[PATCH v7 3/3] Cortex-M3: Add support for exception handling

Uwe Kleine-König u.kleine-koenig at pengutronix.de
Fri Jan 11 06:14:56 EST 2013


Hello Russell,

On Fri, Jan 11, 2013 at 11:09:26AM +0000, Russell King - ARM Linux wrote:
> On Fri, Jan 11, 2013 at 12:05:44PM +0100, Uwe Kleine-König wrote:
> > Hello,
> > 
> > On Wed, Oct 17, 2012 at 10:34:32AM +0200, Uwe Kleine-König wrote:
> > > +/*
> > > + * Register switch for ARMv7-M processors.
> > > + * r0 = previous task_struct, r1 = previous thread_info, r2 = next thread_info
> > > + * previous and next are guaranteed not to be the same.
> > > + */
> > > +ENTRY(__switch_to)
> > > +	.fnstart
> > > +	.cantunwind
> > > +	add	ip, r1, #TI_CPU_SAVE
> > > +	stmia	ip!, {r4 - r11}		@ Store most regs on stack
> > > +	str	sp, [ip], #4
> > > +	str	lr, [ip], #4
> > > +	mov	r5, r0
> > > +	add	r4, r2, #TI_CPU_SAVE
> > > +	ldr	r0, =thread_notify_head
> > > +	mov	r1, #THREAD_NOTIFY_SWITCH
> > > +	bl	atomic_notifier_call_chain
> > > +	mov	ip, r4
> > > +	mov	r0, r5
> > > +	ldmia	ip!, {r4 - r11}		@ Load all regs saved previously
> > > +	ldr	sp, [ip], #4
> > > +	ldr	pc, [ip]
> > > +	.fnend
> > > +ENDPROC(__switch_to)
> > this code triggers a warning
> > 
> > 	This instruction may be unpredictable if executed on M-profile
> > 	cores with interrupts enabled.
> > 
> > with newer toolchains (seen with gcc 4.7.2) because of errata 752419
> > (Interrupted loads to SP can cause erroneous behaviour) which badly
> > affects the following instructions:
> > 
> > 	ldr	sp,[Rn],#imm
> > 	ldr	sp,[Rn,#imm]!
> 
> Wonder if that means we need to fix it in entry-armv.S too, as it uses
> the same sequence for Thumb:
> 
>  THUMB( ldr     sp, [ip], #4               )
>  THUMB( ldr     pc, [ip]                   )
> 
> and, of course, M-profile stuff is also Thumb.
entry-armv.S is not affected as this code snipplet is for switching from
ARM to THUMB mode on kernel entry. The M-profile CPUs don't have a ARM
mode, so this code isn't active for them anyhow. (I have a patch in my
queue to allow entry in Thumb mode for thumb-only CPUs.)

Best regards and thanks for your heedfulness,
Uwe

-- 
Pengutronix e.K.                           | Uwe Kleine-König            |
Industrial Linux Solutions                 | http://www.pengutronix.de/  |



More information about the linux-arm-kernel mailing list