l2x0_cache_sync on a PL310 has no wait after the writel_relaxed to the L2X0_CACHE_SYNC register, because PL310 cache operations are atomic. Doesn't the cpu store buffer still need to be flushed after the register write, either with a dsb or a dummy read?