[PATCH v12 3/4] soc: microchip: add mpfs gpio interrupt mux driver
Herve Codina
herve.codina at bootlin.com
Wed Mar 11 09:11:29 PDT 2026
Hi Conor,
On Wed, 11 Mar 2026 15:17:40 +0000
Conor Dooley <conor at kernel.org> wrote:
> From: Conor Dooley <conor.dooley at microchip.com>
>
> On PolarFire SoC there are more GPIO interrupts than there are interrupt
> lines available on the PLIC, and a runtime configurable mux is used to
> decide which interrupts are assigned direct connections to the PLIC &
> which are relegated to sharing a line.
>
> Add a driver so that Linux can set the mux based on the interrupt
> mapping in the devicetree.
>
> Signed-off-by: Conor Dooley <conor.dooley at microchip.com>
> ---
> MAINTAINERS | 2 +-
> drivers/soc/microchip/Kconfig | 11 ++
> drivers/soc/microchip/Makefile | 1 +
> drivers/soc/microchip/mpfs-irqmux.c | 181 ++++++++++++++++++++++++++++
> 4 files changed, 194 insertions(+), 1 deletion(-)
> create mode 100644 drivers/soc/microchip/mpfs-irqmux.c
>
Looks good.
Reviewed-by: Herve Codina <herve.codina at bootlin.com>
Best regards,
Hervé
More information about the linux-riscv
mailing list