[PATCH] ARM: dts: bcm2711: Add the missing L1/L2 cache information

Florian Fainelli f.fainelli at gmail.com
Mon Jan 31 16:36:49 PST 2022

On 12/21/2021 2:48 PM, Richard Schleich wrote:
> This patch fixes the kernel warning
> "cacheinfo: Unable to detect cache hierarchy for CPU 0"
> for the bcm2711 on newer kernel versions.
> Signed-off-by: Richard Schleich <rs at noreya.tech>

Applied to https://github.com/Broadcom/stblinux/commits/devicetree/next, 

I did remove the comments that were not helpful for the 'd-cache-size', 
'd-cache-line-size', 'i-cache-size' and 'i-cache-line-size'  since they 
are self explanatory.

More information about the linux-rpi-kernel mailing list