[PATCH 4/7] dt-bindings: timer: Add RISC-V ACLINT bindings
Joel Stanley
joel at jms.id.au
Wed Jun 3 00:42:16 PDT 2026
Document the bindings for the RISC-V ACLINT.
Signed-off-by: Drew Fustini <fustini at kernel.org>
Signed-off-by: Joel Stanley <joel at jms.id.au>
---
MAINTAINERS | 1 +
.../bindings/timer/riscv,aclint-mtimer.yaml | 52 +++++++++++++++++++
2 files changed, 53 insertions(+)
create mode 100644 Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml
diff --git a/MAINTAINERS b/MAINTAINERS
index 2fb1c75afd16..43dd9873bbc5 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -23005,6 +23005,7 @@ M: Joel Stanley <jms at oss.tenstorrent.com>
L: linux-riscv at lists.infradead.org
S: Maintained
T: git https://github.com/tenstorrent/linux.git
+F: Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml
F: Documentation/devicetree/bindings/clock/tenstorrent,atlantis-prcm-rcpu.yaml
F: Documentation/devicetree/bindings/riscv/tenstorrent.yaml
F: arch/riscv/boot/dts/tenstorrent/
diff --git a/Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml b/Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml
new file mode 100644
index 000000000000..192ff3fcf79f
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml
@@ -0,0 +1,52 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/timer/riscv,aclint-mtimer.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: RISC-V Advanced Core Local Interruptor (ACLINT)
+
+maintainers:
+ - Joel Stanley <jms at oss.tenstorrent.com>
+
+description:
+ This RISC-V ACLINT specification defines a set of memory mapped devices which
+ provide inter-processor interrupts (IPI) and timer functionalities for each
+ HART on a multi-HART RISC-V platform. The specification can be found at
+ https://github.com/riscvarchive/riscv-aclint/
+
+properties:
+ compatible:
+ items:
+ - enum:
+ - tenstorrent,atlantis-aclint
+ - qemu,aclint-mtimer
+ - const: riscv,aclint-mtimer
+
+ reg:
+ minItems: 1
+ maxItems: 4095
+
+ interrupts-extended:
+ minItems: 1
+ maxItems: 4095
+
+required:
+ - compatible
+ - reg
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ // Example 1
+
+ timer at ac000000 {
+ compatible = "tenstorrent,atlantis-aclint", "riscv,aclint-mtimer";
+ interrupts-extended = <&cpu1intc 7>,
+ <&cpu2intc 7>,
+ <&cpu3intc 7>,
+ <&cpu4intc 7>;
+ reg = <0xac000000 0x00010000>;
+ };
+...
--
2.47.3
More information about the linux-riscv
mailing list