[PATCH v3 2/3] irqchip: Add the Sophgo SG2042 MSI interrupt controller

Inochi Amaoto inochiama at gmail.com
Fri Feb 14 20:03:17 PST 2025


On Sat, Feb 15, 2025 at 11:36:18AM +0800, Chen Wang wrote:
> 
> On 2025/2/15 9:09, Inochi Amaoto wrote:
> > On Wed, Jan 15, 2025 at 02:33:45PM +0800, Chen Wang wrote:
> [......]
> > > +	middle_domain = irq_domain_create_hierarchy(plic_domain, 0, data->num_irqs,
> > > +						    fwnode,
> > > +						    &sg2042_msi_middle_domain_ops,
> > > +						    data);
> > Use irq_domain_create_hierarchy
> 
> What's the difference?
> 

I made a mistake, just ignore it. The original is OK.

Regard,
Inochi



More information about the linux-riscv mailing list