[PATCH v3 2/3] irqchip: Add the Sophgo SG2042 MSI interrupt controller

Chen Wang unicorn_wang at outlook.com
Fri Feb 14 19:36:18 PST 2025


On 2025/2/15 9:09, Inochi Amaoto wrote:
> On Wed, Jan 15, 2025 at 02:33:45PM +0800, Chen Wang wrote:
[......]
>> +	middle_domain = irq_domain_create_hierarchy(plic_domain, 0, data->num_irqs,
>> +						    fwnode,
>> +						    &sg2042_msi_middle_domain_ops,
>> +						    data);
> Use irq_domain_create_hierarchy

What's the difference?

[......]





More information about the linux-riscv mailing list