[PATCH v3 3/3] dt-bindings: PCI: microchip,pcie-host: allow dma-noncoherent
Krzysztof Kozlowski
krzk at kernel.org
Thu Jun 13 00:26:01 PDT 2024
On 12/06/2024 13:22, daire.mcnamara at microchip.com wrote:
> From: Conor Dooley <conor.dooley at microchip.com>
>
> PolarFire SoC may be configured in a way that requires non-coherent DMA
> handling. On RISC-V, buses are coherent by default & the dma-noncoherent
> property is required to denote buses or devices that are non-coherent.
>
> Signed-off-by: Conor Dooley <conor.dooley at microchip.com>
> Signed-off-by: Daire McNamara <daire.mcnamara at microchip.com>
> ---
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski at linaro.org>
Best regards,
Krzysztof
More information about the linux-riscv
mailing list