[PATCH v3 3/3] riscv: dts: sophgo: Add SARADC description
Thomas Bonnefille
thomas.bonnefille at bootlin.com
Wed Jul 31 05:24:16 PDT 2024
Adds SARADC nodes for the common Successive Approximation Analog to
Digital Converter used in Sophgo CV18xx series SoC.
This patch adds two nodes for the two controllers the board, one in
the Active domain and the other in the No-Die domain.
Signed-off-by: Thomas Bonnefille <thomas.bonnefille at bootlin.com>
---
arch/riscv/boot/dts/sophgo/cv18xx.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/riscv/boot/dts/sophgo/cv18xx.dtsi b/arch/riscv/boot/dts/sophgo/cv18xx.dtsi
index 891932ae470f..e6c1a84d3e55 100644
--- a/arch/riscv/boot/dts/sophgo/cv18xx.dtsi
+++ b/arch/riscv/boot/dts/sophgo/cv18xx.dtsi
@@ -133,6 +133,14 @@ portd: gpio-controller at 0 {
};
};
+ saradc: adc at 30f0000 {
+ compatible = "sophgo,cv1800b-saradc";
+ clocks = <&clk CLK_SARADC>;
+ interrupts = <100 IRQ_TYPE_LEVEL_HIGH>;
+ reg = <0x030F0000 0x1000>;
+ status = "disabled";
+ };
+
i2c0: i2c at 4000000 {
compatible = "snps,designware-i2c";
reg = <0x04000000 0x10000>;
--
2.45.2
More information about the linux-riscv
mailing list