[PATCH v5 0/4] Add missing port pins for RZ/Five SoC
Geert Uytterhoeven
geert at linux-m68k.org
Mon Jan 29 00:25:37 PST 2024
Hi Prabhakar,
On Mon, Jan 29, 2024 at 9:16 AM Lad, Prabhakar
<prabhakar.csengg at gmail.com> wrote:
> On Mon, Jan 15, 2024 at 1:08 PM Prabhakar <prabhakar.csengg at gmail.com> wrote:
> > From: Lad Prabhakar <prabhakar.mahadev-lad.rj at bp.renesas.com>
> > This patch series intends to incorporate the absent port pins P19 to P28,
> > which are exclusively available on the RZ/Five SoC.
> >
> > Cheers,
> > Prabhakar
> >
> > v4 -> v5:
> > * Made struct rzg2l_variable_pin_cfg variables u32
> > * Updated PIN_CFG_PIN_MAP_MASK macro to use GENMASK_ULL() as reported
> > by kernel test robot.
> > Lad Prabhakar (4):
> > pinctrl: renesas: rzg2l: Improve code for readability
> > pinctrl: renesas: rzg2l: Include pinmap in RZG2L_GPIO_PORT_PACK()
> > macro
> > pinctrl: renesas: pinctrl-rzg2l: Add the missing port pins P19 to P28
> > riscv: dts: renesas: r9a07g043f: Update gpio-ranges property
> >
> > arch/riscv/boot/dts/renesas/r9a07g043f.dtsi | 4 +
> > drivers/pinctrl/renesas/pinctrl-rzg2l.c | 284 +++++++++++++++++---
> > 2 files changed, 248 insertions(+), 40 deletions(-)
> >
> With recent changes to pinctrl-rzg2l.c this patch series (patch #2)
> does not apply cleanly anymore. Shall I resend it?
Yes please. That would save me from resolving the conflict when
I get to this series.
Thanks!
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert at linux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
More information about the linux-riscv
mailing list