[PATCH v8 00/17] RISC-V: ACPI: Add external interrupt controller support

Rafael J. Wysocki rafael at kernel.org
Mon Aug 26 09:15:18 PDT 2024


On Mon, Aug 26, 2024 at 5:25 PM Thomas Gleixner <tglx at linutronix.de> wrote:
>
> On Mon, Aug 12 2024 at 06:37, Sunil V. L. wrote:
> > On Mon, Aug 12, 2024 at 06:29:12AM +0530, Sunil V L wrote:
> >> This series adds support for the below ECR approved by ASWG.
> >> 1) MADT - https://drive.google.com/file/d/1oMGPyOD58JaPgMl1pKasT-VKsIKia7zR/view?usp=sharing
> >>
> >> The series primarily enables irqchip drivers for RISC-V ACPI based
> >> platforms.
> >
> > This series has spent quite a bit of time now on the list. As you are
> > aware, few clarifications like _PIC codes are also done now. There is
> > no major change after you had agreed for the design. So, can this be
> > considered for the next release please?
>
> Rafael, if you want to take it through the ACPI tree, then for the
> irqchip parts please add:
>
>   Acked-by: Thomas Gleixner <tglx at linutronix.de>

Yes, I'm going ro do this.

Thank you!



More information about the linux-riscv mailing list