[PATCH v3 6/6] riscv: dts: starfive: Add initial StarFive JH8100 device tree

Conor Dooley conor.dooley at microchip.com
Sun Dec 10 23:58:31 PST 2023


On Mon, Dec 11, 2023 at 01:38:06AM +0000, JeeHeng Sia wrote:
> 
> > From: Shengyu Qu <wiagn233 at outlook.com>
> > Sent: Friday, December 8, 2023 8:09 PM

> > Does the dubhe-80 cores actually support vector? Or vector support
> > 
> > doesn't exist on actual silicon?

> We don't have a use case for vector application in JH8100

I am sorry, but I am not clear on what this means. Do the CPUs on
the JH8100 support vector or not?
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20231211/8c4cf7dd/attachment.sig>


More information about the linux-riscv mailing list