[PATCH v2] riscv: dts: canaan: Fix SPI3 bus width

Niklas Cassel Niklas.Cassel at wdc.com
Thu Mar 24 01:44:54 PDT 2022


On Tue, Mar 08, 2022 at 02:28:05PM +0100, Niklas Cassel wrote:
> From: Niklas Cassel <niklas.cassel at wdc.com>
> 
> According to the K210 Standalone SDK Programming guide:
> https://canaan-creative.com/wp-content/uploads/2020/03/kendryte_standalone_programming_guide_20190311144158_en.pdf
> 
> Section 15.4.3.3:
> SPI0 and SPI1 supports: standard, dual, quad and octal transfers.
> SPI3 supports: standard, dual and quad transfers (octal is not supported).
> 
> In order to support quad transfers (Quad SPI), SPI3 must have four IO wires
> connected to the SPI flash.
> 
> Update the device tree to specify the correct bus width.
> 
> Tested on maix bit, maix dock and maixduino, which all have the same
> SPI flash (gd25lq128d) connected to SPI3. maix go is untested, but it
> would not make sense for this k210 board to be designed differently.
> 
> Signed-off-by: Niklas Cassel <niklas.cassel at wdc.com>
> ---

Hello Palmer,

any chance of this getting picked up?


Kind regards,
Niklas


More information about the linux-riscv mailing list