[PATCH 1/1] riscv: dts: microchip: correct L2 cache interrupts
Conor Dooley
mail at conchuod.ie
Thu Aug 18 13:19:49 PDT 2022
From: Conor Dooley <conor.dooley at microchip.com>
On Wed, 17 Aug 2022 15:25:21 +0200, Heinrich Schuchardt wrote:
> The "PolarFire SoC MSS Technical Reference Manual" documents the
> following PLIC interrupts:
>
> 1 - L2 Cache Controller Signals when a metadata correction event occurs
> 2 - L2 Cache Controller Signals when an uncorrectable metadata event occurs
> 3 - L2 Cache Controller Signals when a data correction event occurs
> 4 - L2 Cache Controller Signals when an uncorrectable data event occurs
>
> [...]
Added the impact of the bug & applied to dt-fixes, thanks!
[1/1] riscv: dts: microchip: correct L2 cache interrupts
https://git.kernel.org/conor/c/34fc9cc3aebe8b9
Thanks,
Conor.
More information about the linux-riscv
mailing list