[PATCH v3 12/12] arm64: dts: fsd: Add PCIe support for Tesla FSD SoC
Shradha Todi
shradha.t at samsung.com
Mon Aug 18 01:54:30 PDT 2025
> > +&pcieep2 {
> > + pinctrl-names = "default";
> > + pinctrl-0 = <&pcie1_clkreq>, <&pcie1_wake>, <&pcie1_preset>,
> > + <&pcie0_slot1>;
> > +};
> > +
> > +&pcierc0 {
> > + pinctrl-names = "default";
> > + pinctrl-0 = <&pcie0_clkreq>, <&pcie0_wake0>, <&pcie0_preset0>,
> > + <&pcie0_slot0>;
> > +};
> > +
> > +&pcieep0 {
> > + pinctrl-names = "default";
> > + pinctrl-0 = <&pcie0_clkreq>, <&pcie0_wake0>, <&pcie0_preset0>,
> > + <&pcie0_slot0>;
> > +};
> > +
> > +&pcierc1 {
> > + pinctrl-names = "default";
> > + pinctrl-0 = <&pcie0_clkreq>, <&pcie0_wake1>, <&pcie0_preset0>;
> > +};
> > +
> > +&pcieep1 {
> > + pinctrl-names = "default";
> > + pinctrl-0 = <&pcie0_clkreq>, <&pcie0_wake1>, <&pcie0_preset0>;
>
>
> All these are pointless, because the node is disabled. The board level
> should be complete, so also supplies and enabling the device.
>
I will enable required nodes. Had enabled while testing but missed to
add in patch. Though all nodes will not be enabled as it is a dual-mode
controller and cannot run as both RC and EP at the same time.
> Best regards,
> Krzysztof
More information about the linux-phy
mailing list