[PATCH V5 09/15] spi: Add stacked and parallel memories support in SPI core

[Mark Brown]

On Tue, Mar 07, 2023 at 11:47:27AM +0000, Tudor Ambarus wrote:
> On 3/7/23 11:37, Mahapatra, Amit Kumar wrote:

> > > On 3/6/23 17:21, Amit Kumar Mahapatra wrote:	
> > > > Multi CS support using GPIO is not tested due to unavailability of
> > > > necessary hardware setup.

> > > Please don't add code that is not used or tested.

> > During our discussion on the RFC, Mark had suggested to add multi-cs support
> > via GPIO as well. We had agreed to add multi-cs support via GPIO, but had also
> > mentioned that we don't have a hardware setup to test the CS GPIO use case.
> > https://lore.kernel.org/linux-arm-kernel/BN7PR12MB2802E2A9079E505932832270DC979@BN7PR12MB2802.namprd12.prod.outlook.com/

> Ok, his call then.

As well as hopefully working if anyone does need it GPIO implementations
also serve as documentation of what we're expecting hardware to do when
it implements things.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 488 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-mtd/attachments/20230307/bc23306c/attachment-0001.sig>