On 03/23/2018 01:21 PM, Naga Sureshkumar Relli wrote: > Xilinx Zynq uses a QSPI controller that is based on the Cadence SPI IP. Don't we have a CQSPI driver already ? Why is this adding a new one ? -- Best regards, Marek Vasut