> 3. Buggy implementations like the Cyrix 486es that don't properly maintain > cache coherency. The early Cyrix CPUs (and some 1.x rev 6x86 cpus I believe too) arent supported and dont work. The problem is best corrected with a hammer and a visit to ebay