Supported flash memory

[David Woodhouse]

Russ.Dill at asu.edu said:
>  What about flashes that say they have CUI (Command user interface)
> and SR (Status register)? 

Not sure. I haven't encountered those. 

> what are CFI commands? are they 8bit, 16bit? 

Can be either. 

> if you have 2 chips giving you a 32bit databus, does it write out the same
> command on the high lane and the low lane?  

Yep.


Russ.Dill at asu.edu said:
>  I've noticed LART connects address and data lines to flash in
> positions most convienent to route. Does this break any CFI
> functionality? 

What do you mean? It's generally considered quite rude for hardware 
designers to connect nets to _completely_ random places on the chips, 
although sometimes it wouldn't really surprise me.



--
dwmw2




To unsubscribe, send "unsubscribe mtd" to majordomo at infradead.org