[RFC PATCH v3 4/7] bus/cdx: add cdx-MSI domain with gic-its domain as parent

Radovanovic, Aleksandar aleksandar.radovanovic at amd.com
Fri Oct 14 05:13:45 PDT 2022


[AMD Official Use Only - General]



> -----Original Message-----
> From: gregkh at linuxfoundation.org <gregkh at linuxfoundation.org>
> Sent: 14 October 2022 12:55
> To: Radovanovic, Aleksandar <aleksandar.radovanovic at amd.com>
> Cc: Jason Gunthorpe <jgg at ziepe.ca>; Gupta, Nipun
> <Nipun.Gupta at amd.com>; Marc Zyngier <maz at kernel.org>; Robin Murphy
> <robin.murphy at arm.com>; robh+dt at kernel.org;
> krzysztof.kozlowski+dt at linaro.org; rafael at kernel.org;
> eric.auger at redhat.com; alex.williamson at redhat.com; cohuck at redhat.com;
> Gupta, Puneet (DCG-ENG) <puneet.gupta at amd.com>;
> song.bao.hua at hisilicon.com; mchehab+huawei at kernel.org;
> f.fainelli at gmail.com; jeffrey.l.hugo at gmail.com; saravanak at google.com;
> Michael.Srba at seznam.cz; mani at kernel.org; yishaih at nvidia.com;
> will at kernel.org; joro at 8bytes.org; masahiroy at kernel.org;
> ndesaulniers at google.com; linux-arm-kernel at lists.infradead.org; linux-
> kbuild at vger.kernel.org; linux-kernel at vger.kernel.org;
> devicetree at vger.kernel.org; kvm at vger.kernel.org; okaya at kernel.org;
> Anand, Harpreet <harpreet.anand at amd.com>; Agarwal, Nikhil
> <nikhil.agarwal at amd.com>; Simek, Michal <michal.simek at amd.com>; git
> (AMD-Xilinx) <git at amd.com>
> Subject: Re: [RFC PATCH v3 4/7] bus/cdx: add cdx-MSI domain with gic-its
> domain as parent
> 
> Caution: This message originated from an External Source. Use proper
> caution when opening attachments, clicking links, or responding.
> 
> 
> On Fri, Oct 14, 2022 at 11:18:36AM +0000, Radovanovic, Aleksandar wrote:
> > Anyway, I think we're straying off topic here, none of this is visible to the
> kernel anyway. The question that we still need to answer is, are you OK with
> the limitations I listed originally?
> 
> What original limitations?  

Limitations with regards to MSI message configuration of a CDX device:

1) MSI write value is at most 16 useable bits

2) MSI address value must be the same across all vectors of a single CDX device
This would be the (potentially IOMMU translated) I/O address of
GITS_TRANSLATER. As long as that IOMMU translation is consistent across a 
single device, I think we should be OK.

> This thread is crazy and complex and you need to
> use your \n key more :)

I do try, but the corporate mail client that we're stuck with seems to just merge
everything back together. Sigh.

> thanks,
> 
> greg k-h



More information about the linux-arm-kernel mailing list