[PATCH] ARM: dts: imx6qdl-dhcom: Align PHY reset timing with other DHCOM SoMs

[Fabio Estevam]

Hi Christoph,

On 08/12/2021 12:05, Christoph Niedermaier wrote:
> According to datasheet Microchip LAN8710A/LAN8710Ai DS00002164B [1]
> the reset should stay asserted for at least 100uS and software
> should wait at least 200nS. On other DHCOM SoMs with the SMSC
> LAN8710Ai PHY both reset delays are 500us. This should be plenty
> and for consistency, the i.MX6 SoM should also use these delays.
> 
> [1] https://ww1.microchip.com/downloads/en/DeviceDoc/00002164B.pdf
> 
> Signed-off-by: Christoph Niedermaier <cniedermaier at dh-electronics.com>
> Cc: Shawn Guo <shawnguo at kernel.org>
> Cc: Fabio Estevam <festevam at denx.de>
> Cc: Marek Vasut <marex at denx.de>
> Cc: NXP Linux Team <linux-imx at nxp.com>
> Cc: kernel at dh-electronics.com
> To: linux-arm-kernel at lists.infradead.org


Reviewed-by: Fabio Estevam <festevam at denx.de>

-- 
DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-60 Fax: (+49)-8142-66989-80 Email: 
festevam at denx.de