[PATCH v4 3/3] ARM: dts: r7s72100: add l2 cache
Chris Brandt
chris.brandt at renesas.com
Thu Feb 16 08:17:42 PST 2017
Note that early-bresp-disable and full-line-zero-disable are required
because the sideband signals between the CPU and L2C were not connected
in this SoC.
Signed-off-by: Chris Brandt <chris.brandt at renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas at glider.be>
---
v3:
* split "arm,pl310-no-sideband" into "arm,early-bresp-disable" and
"arm,full-line-zero-disable"
v2:
* added "arm,pl310-no-sideband"
---
arch/arm/boot/dts/r7s72100.dtsi | 11 +++++++++++
1 file changed, 11 insertions(+)
diff --git a/arch/arm/boot/dts/r7s72100.dtsi b/arch/arm/boot/dts/r7s72100.dtsi
index 614ba79..ed62e19 100644
--- a/arch/arm/boot/dts/r7s72100.dtsi
+++ b/arch/arm/boot/dts/r7s72100.dtsi
@@ -180,6 +180,7 @@
compatible = "arm,cortex-a9";
reg = <0>;
clock-frequency = <400000000>;
+ next-level-cache = <&L2>;
};
};
@@ -371,6 +372,16 @@
<0xe8202000 0x1000>;
};
+ L2: cache-controller at 3ffff000 {
+ compatible = "arm,pl310-cache";
+ reg = <0x3ffff000 0x1000>;
+ interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+ arm,early-bresp-disable;
+ arm,full-line-zero-disable;
+ cache-unified;
+ cache-level = <2>;
+ };
+
i2c0: i2c at fcfee000 {
#address-cells = <1>;
#size-cells = <0>;
--
2.10.1
More information about the linux-arm-kernel
mailing list