Master-aware devices and sideband ID data
Will Deacon
will.deacon at arm.com
Wed Jul 8 09:02:28 PDT 2015
On Wed, Jul 08, 2015 at 02:30:50PM +0100, Mark Rutland wrote:
> On Tue, Jun 09, 2015 at 11:17:54AM +0100, Mark Rutland wrote:
> > On Fri, Jun 05, 2015 at 10:05:34AM +0100, Will Deacon wrote:
> > > Mark: how do you see this co-existing/merging with the current bindings?
> >
> > As I mentioned in my initial mail, it's not clear to me how this can be
> > reconciled with the current bindings. Everything I've been able to come
> > up with so far at best ends up describing the same thing repeatedly.
> >
> > I'll see what I can come up with. Any sugestions are welcome!
>
> I can't see a way of keeping the ID transformations explicit with the
> existing bindings, but I think we can simply fold these down into
> properties in the master nodes, given we expect each ID to be derived
> from some initial master ID anyway.
>
> So, to cater for the ITS we would need to pass master IDs along with the
> MSI parent information, which we could do by extending msi-parent or by
> introducing a new msis property which behaves similarly to the iommus
> property, describing the MSI controllers the device can address (via any
> IOMMUs), along with any controller-specific identification data.
>
> Which means we'd have DT fragments like the following for an arbitrary
> platform device:
>
> its0: its {
> ...
> msi-controller;
> #msi-cells = <1>; // DeviceId
> };
>
> its1: its {
> ...
> msi-controller;
> #msi-cells = <1>; // DeviceId
> };
>
> smmu: smmu {
> ...
> iommu-cells = <1>; // StreamId
> };
>
> device {
> ...
> iommus = <&its 0>;
> /* Can use either ITS, but has a different ID at each */
> msis = <&its0 0x0>, <&its1 0x400>;
> };
>
> That doesn't allow you to describe a device with multiple mater ports
> where each master port might want to generate MSIs, but I'm not sure if
> that's a real case.
In this case, I think we'd need something extra to define precisely how
those master ports relate to the rest of the system anyway. That would
likely be a device-specific property, I reckon.
> For PCIe root complexes, we'd need to describe the BDF -> iommu-cells
> and BDF -> msi-cells translations separately with new properties on the
> node for the root complex itself.
>
> Is there anything obviously broken with the above approach?
Works for me. Can you write this up as a binding extension to msi-parent,
please?
Will
More information about the linux-arm-kernel
mailing list