Programming the boundary between Inner and Outer caches on ARM architecture

[Bhaskara rao Budiredla]

Hi - can someone please provide the register details to configure the
boundary between Inner and Outer caches? In a three level cache
system, it is desired to apply Inner cacheable attributes to level 1
cache and Outer cacheable attributes to level two & level three
caches.

Thanks,
Bhaskara.