[PATCH] ARM: dts: berlin2q.dtsi: set L2CC tag and data latency as 2 cycles

Russell King - ARM Linux linux at arm.linux.org.uk
Thu Jun 12 02:44:23 PDT 2014

On Thu, Jun 12, 2014 at 05:38:40PM +0800, Jisheng Zhang wrote:
> For all BG2Q SoCs, 2 cycles is the best/correct value

It would be a good idea to set all these parameters if you need to set
them at all - in other words, setting arm,dirty-latency as well, as
that's all part of the timing specification.

FTTC broadband for 0.8mile line: now at 9.7Mbps down 460kbps up... slowly
improving, and getting towards what was expected from it.

More information about the linux-arm-kernel mailing list