[PATCH v3 1/2] ARM: imx6q: Add GPR6 and GPR7 register definitions for iomuxc gpr

Shawn Guo shawn.guo at linaro.org
Wed Feb 26 04:10:52 EST 2014

Previous message: [PATCH v3 2/2] ARM i.MX6q: Mark VPU and IPU AXI transfers as cacheable, increase IPU priority
Next message: [GIT PULL] imx-drm conversion to component support
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On Mon, Feb 24, 2014 at 02:51:49PM +0100, Philipp Zabel wrote:
> Masks for IPU AXI transaction QoS settings
> 
> Signed-off-by: Philipp Zabel <p.zabel at pengutronix.de>

Applied both, thanks.

Previous message: [PATCH v3 2/2] ARM i.MX6q: Mark VPU and IPU AXI transfers as cacheable, increase IPU priority
Next message: [GIT PULL] imx-drm conversion to component support
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the linux-arm-kernel mailing list