[PATCH 1/5] irqchip: vic: update the base IRQ member correctly
Linus Walleij
linus.walleij at linaro.org
Mon Feb 3 04:22:10 EST 2014
On Wed, Jan 22, 2014 at 2:31 PM, Linus Walleij <linus.walleij at linaro.org> wrote:
> When passing 0 as the irq base the VIC driver will dynamically
> allocate a number of consecutive interrupt descriptors at some
> available number range. Make sure this number is recorded in
> the state container rather than the passed-in zero argument
> in this case.
>
> Cc: Thomas Gleixner <tglx at linutronix.de>
> Signed-off-by: Linus Walleij <linus.walleij at linaro.org>
> ---
> tglx: if you're happy with this pls ACK it so I can take this
> through the ARM SoC tree.
Ping on this.
Wanna queue up some stuff in ARM SoC.
Yours,
Linus Walleij
More information about the linux-arm-kernel
mailing list