[PATCH 2/5] spi: sirf: set SPI controller in RISC IO chipselect mode

Mark Brown broonie at kernel.org
Mon Apr 14 13:03:06 PDT 2014

On Mon, Apr 14, 2014 at 02:29:58PM +0800, Barry Song wrote:
> From: Qipan Li <Qipan.Li at csr.com>
> SPI bitbang supply "chipselect" interface for change chip-select line
> , in the SiRFSoC SPI controller, we need to enable "SPI_CS_IO_MODE",

Applied, thanks.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 836 bytes
Desc: Digital signature
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20140414/a5ace7ef/attachment.sig>

More information about the linux-arm-kernel mailing list