[PATCH 5/9] iommu/arm-smmu: Clear global and context bank fault status registers
Will Deacon
will.deacon at arm.com
Fri Sep 27 04:52:56 EDT 2013
On Thu, Sep 26, 2013 at 11:36:17PM +0100, Andreas Herrmann wrote:
> After reset these registers have unknown values.
> This might cause problems when evaluating SMMU_GFSR and/or SMMU_CB_FSR
> in handlers for combined interrupts.
>
> Signed-off-by: Andreas Herrmann <andreas.herrmann at calxeda.com>
> ---
> drivers/iommu/arm-smmu.c | 6 ++++++
> 1 file changed, 6 insertions(+)
<pedantry> Your capitalisation of fsr vs FSR is inconsistent </pedantry>
> diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c
> index de9dd60..9d31ad9 100644
> --- a/drivers/iommu/arm-smmu.c
> +++ b/drivers/iommu/arm-smmu.c
> @@ -642,6 +642,9 @@ static void arm_smmu_init_context_bank(struct arm_smmu_domain *smmu_domain)
> stage1 = root_cfg->cbar != CBAR_TYPE_S2_TRANS;
> cb_base = ARM_SMMU_CB_BASE(smmu) + ARM_SMMU_CB(smmu, root_cfg->cbndx);
>
> + /* clear fsr */
> + writel_relaxed(0xffffffff, cb_base + ARM_SMMU_CB_FSR);
I think this is too late, since we've already requested the IRQ line for
this context bank by the time we get here. There are two options (afaict):
(1) Clear the CB FSRs during probe *and* during domain destruction
(2) Delay request_irq until after the context bank has been initialised
Also, rather than 0xffffffff, FSR_IGN | FSR_FAULT is probably clearer.
> /* CBAR */
> reg = root_cfg->cbar;
> if (smmu->version == 1)
> @@ -1564,6 +1567,9 @@ static void arm_smmu_device_reset(struct arm_smmu_device *smmu)
> int i = 0;
> u32 scr0 = readl_relaxed(gr0_base + ARM_SMMU_GR0_sCR0);
>
> + /* clear global FSRs */
> + writel(0xffffffff, gr0_base + ARM_SMMU_GR0_sGFSR);
For this guy, a read of the register and a write back is probably better than
writing 1s to all the reserved bits.
Will
More information about the linux-arm-kernel
mailing list