[PATCH 24/32] pci: PCIe driver for Marvell Armada 370/XP systems
Jason Gunthorpe
jgunthorpe at obsidianresearch.com
Wed Mar 13 18:21:02 EDT 2013
On Wed, Mar 13, 2013 at 11:02:35PM +0100, Thierry Reding wrote:
> Does that look about correct?
By my reading of the spec the entries in ranges should not
have the b,d,f bits set..
Although it is not a big stretch to include them..
> Now the code will actually match the first entry and assume that it
> represents the non-prefetchable 32-bit memory space and program the
> controller to forward accesses to the 0x80000000-0x80000fff region
> as PCI memory write transactions.
Yah, it makes a mess of determining the host bridge aperture. Require
the aperture to be first/last?
Make use of the 2nd dword?
Go back to the idea of the top level reg?
Jason
More information about the linux-arm-kernel
mailing list