Sat, May 19, 2012 at 4:52 AM, Eduardo Valentin <eduardo.valentin at ti.com> wrote: > > > I guess it is time to properly document this increasing busy loop delay.. > As it is getting closer to ms scale.. Does the following sound good? /* Maximum time for Voltage Processor to enter or exit idle */ Regards, Nishanth Menon