[PATCH 1/2] mach-ux500: cache operations are atomic on PL310
srinidhi.kasagar at stericsson.com
Wed Mar 7 04:32:42 EST 2012
On Tue, Jan 17, 2012 at 14:34:28 +0100, Will Deacon wrote:
> On Tue, Jan 17, 2012 at 11:27:43AM +0000, Srinidhi KASAGAR wrote:
> > On Tue, Jan 17, 2012 at 11:30:23 +0100, Will Deacon wrote:
> > > On Tue, Jan 17, 2012 at 06:22:26AM +0000, Srinidhi KASAGAR wrote:
> > > >
> > > > Yes, we boot with L2 enabled.
> > >
> > > Interesting. I'm surprised you don't have problems with stale data on the
> > > D-side after the decompressor. Maybe you're lucky with the mappings being no
> > > write allocate.
> > Actually the pre bootloader makes sure that L2 is clean before relinquishing
> > the control to kernel decompressor.
> I was thinking more of the decompressor populating the L2 and not flushing
Perhaps, we are lucky because we lock down l2 in bootloader?
More information about the linux-arm-kernel