In many cases softlockup can not be reported after disabling IRQ for long time
TAO HU
tghk48 at motorola.com
Thu Feb 2 03:17:02 EST 2012
Hi, Don
My concern is not actually that the softlockup could not be reported
while the IRQ is disabled.
What bothering me is that even AFTER re-enable the IRQ, it will not
give warning in many cases.
In theory, disabling IRQ for long time (10s in my case) also implies
the high priority thread (watchdog) is blocked
as well.
So the ideal case is that softlockup driver could give warning right
after the IRQ is re-enabled.
It does so occasionally but fails to be consistent.
On Wed, Feb 1, 2012 at 10:58 PM, Don Zickus <dzickus at redhat.com> wrote:
> On Wed, Feb 01, 2012 at 10:18:09AM +0800, TAO HU wrote:
>> Hi, Don
>>
>> Thanks for your feedback!
>>
>> Unfortunately, the hardlockup depends on NMI which is not available on
>> ARM (Cortex-A9) per my understanding.
>> Our system uses OMAP4430. Any more suggestions?
>
> Ah. I wrongly assumed this is x86. Sorry about that.
>
> Ok, so this is what is going on. The softlockup check is just a high
> priority thread that periodically runs. If preemption is disabled that
> thread can't run (or any threads for that matter) and a softlockup
> condition will exist. However, in order to determine that, a periodic
> hrtimer has to come along and do the actual check.
>
> If that check fails, then the warning is printed out. However that
> accuracy is based on the resolution of that hrtimer which I set to about
> 1/5 the watchdog threshold or 1 second in this case.
>
> Unfortunately, if you disable the irqs, then that timer can't fire and now
> we don't have a way to trigger the softlockup check until interrupts are
> re-enabled.
>
> On x86, we have a backup plan for disabled interrupts and that is the
> hardlockup check which rely on NMIs (something that still fires even when
> interrupts are disabled).
>
> If on ARM you don't have NMIs, then it will be difficult to check for
> softlockups when interrupts are disabled. Though I do recall sparc doing
> something clever like using IRQ0 as a special purpose IRQ to emulate an
> NMI (IOW, software purposely avoided masking IRQ0). So when an interrupt
> came in on that irq, it was never blocked and always ran based on the irq
> nesting rules.
>
> I don't know ARM well enough to give any solution for your problem, but my
> reason above is why it isn't working the way you intended.
>
> Cheers,
> Don
>
>>
>> On Tue, Jan 31, 2012 at 11:47 PM, Don Zickus <dzickus at redhat.com> wrote:
>> > On Tue, Jan 31, 2012 at 03:28:09PM +0800, TAO HU wrote:
>> >> Resend with a new subject
>> >>
>> >> On Wed, Jan 25, 2012 at 4:24 PM, TAO HU <tghk48 at motorola.com> wrote:
>> >> > Hi, All
>> >> >
>> >> > While playing kernel 3.0.8 with below test code, it does NOT report
>> >> > any softlockup with 60%~70% chances.
>> >> > NOTE: the softlockup timeout is set to 10 seconds (i.e.
>> >> > watchdog_thresh=5) in my test.
>> >> > ... ...
>> >> > preempt_disable();
>> >> > local_irq_disable();
>> >> > for (i = 0; i < 20; i++)
>> >> > mdelay(1000);
>> >> > local_irq_enable();
>> >> > preempt_enable();
>> >> > ... ...
>> >> >
>> >> > However, if I remove local_irq_disable()/local_irq_enable() it will
>> >> > report softlockup with no problem.
>> >> > I believe it is due to that after local_irq_enable()
>> >> > touch_softlockup_watchdog() is called prior softlockup timer.
>> >
>> > Hi Hu,
>> >
>> > Honestly, you should be getting hardlockup warnings if you are disabling
>> > interrupts. Do you see anything in the console output?
>> >
>> > Cheers,
>> > Don
>>
>>
>>
>> --
>> Best Regards
>> Hu Tao
--
Best Regards
Hu Tao
More information about the linux-arm-kernel
mailing list