On Wed, Feb 02, 2011 at 08:33:19PM +0300, Alexander Sverdlin wrote: > It's a chip select. The way I've managed it in CODEC it's because Cirrus > boards do not have any other SPI devices. Supported by current mainline, > at least. Please do this properly with the SPI core.