[PATCH] [arm l2x0] Extend cache-l2x0 to support the 16-way PL310 (v3)

Catalin Marinas catalin.marinas at arm.com
Tue May 4 11:05:35 EDT 2010


On Tue, 2010-05-04 at 16:00 +0100, Jason S. McMullan wrote:
> The L310 cache controller's interface is almost identical
> to the L210. One major difference is that the PL310 can
> have up to 16 ways.
> 
> This change uses the cache's part ID and the Assciativity
> bits in the AUX_CTRL register to determine the number of ways.
> 
> Also prints out the # of ways, CACHE_ID and AUX_CTRL registers.
> 
> Signed-off-by: Jason S. McMullan <jason.mcmullan at netronome.com>

Looks fine to me.

Acked-by: Catalin Marinas <catalin.marinas at arm.com>

-- 
Catalin




More information about the linux-arm-kernel mailing list