[PATCH] ARM: Improve the L2 cache performance when PL310 is used
colin.tuckley at arm.com
Tue Mar 9 06:07:41 EST 2010
> -----Original Message-----
> From: Catalin Marinas
> But do they use an L220? Or they don't use anything?
The A8 has it's own L2 cache design, the chip used on the PBA8 has a bit tacked on that makes it look a bit like a 220. I'm also told that it's possible to implement an A8 without a level two cache.
I think this is a case of reading the docs or maybe raising an Arm-support ticket.
Colin Tuckley - ARM Ltd.
110 Fulbourn Rd
Cambridge, CB1 9NJ
Tel: +44 1223 400536
More information about the linux-arm-kernel