[PATCH 0/2] ARM: socfpga: arria10: earlier debug output
Sascha Hauer
s.hauer at pengutronix.de
Mon Nov 17 00:37:39 PST 2025
On Fri, 14 Nov 2025 08:23:14 +0100, Steffen Trumtrar wrote:
> The UART is a dedicated peripheral on Arria10 and therefore can be used
> without the FPGA bitstream loaded. Move the lowlevel UART init to an
> earlier stage to get debugging output for the DDR and FPGA setup .
>
> Tested on the Reflex Achilles.
>
>
> [...]
Applied, thanks!
[1/2] ARM: socfpga: arria10-reset-manager: release UART0
https://git.pengutronix.de/cgit/barebox/commit/?id=0ecec7397757 (link may not be stable)
[2/2] ARM: socfpga: arria10-init: setup uart earlier
https://git.pengutronix.de/cgit/barebox/commit/?id=5378bef5c19e (link may not be stable)
Best regards,
--
Sascha Hauer <s.hauer at pengutronix.de>
More information about the barebox
mailing list