[PATCH] SAMA5D3X FIX AT91_SMC_CS offset stride
Bo Shen
voice.shen at atmel.com
Wed May 28 18:31:19 PDT 2014
Hi Matteo,
Thanks for your patch. Can you resend it directly while not through
attachment?
When you resend, you can add my acked-by.
Best Regards,
Bo Shen
On 05/29/2014 01:16 AM, Matteo Fortini wrote:
> As stated in section 29.19.32 of SAMA5D3 Series datasheet, to move
> from CS(n) to CS(n+1) the stride is 0x14 and not 0x10.
>
> For this reason, I was unable to use the NAND memory on my board (CS
> configuration was not applied and the timings were wrong).
>
> This patch fixes the problem.
>
> Matteo
More information about the barebox
mailing list