[PATCH 1/4] PCM051: Update RAM timings
Sascha Hauer
s.hauer at pengutronix.de
Wed May 14 00:21:30 PDT 2014
On Mon, May 12, 2014 at 02:24:19PM +0200, Wadim Egorov wrote:
> From: Teresa Gámez <t.gamez at phytec.de>
>
> Updated timings for new MT41J256M16HA15EIT RAM.
> Timings are backward compatible to the MT41J256M8HX15E RAMs
Applied 1/2 and 2/2 for now.
Sascha
>
> Signed-off-by: Teresa Gámez <t.gamez at phytec.de>
> Signed-off-by: Wadim Egorov <w.egorov at phytec.de>
> ---
> arch/arm/boards/phytec-phycore-am335x/lowlevel.c | 28 ++++++++++-----------
> 1 files changed, 13 insertions(+), 15 deletions(-)
>
> diff --git a/arch/arm/boards/phytec-phycore-am335x/lowlevel.c b/arch/arm/boards/phytec-phycore-am335x/lowlevel.c
> index f04961d..2badcc1 100644
> --- a/arch/arm/boards/phytec-phycore-am335x/lowlevel.c
> +++ b/arch/arm/boards/phytec-phycore-am335x/lowlevel.c
> @@ -15,7 +15,7 @@
> #include <mach/wdt.h>
> #include <debug_ll.h>
>
> -static const struct am33xx_cmd_control MT41J256M8HX15E_2x256M8_cmd = {
> +static const struct am33xx_cmd_control MT41J256M16HA15EIT_1x512MB_cmd = {
> .slave_ratio0 = 0x40,
> .dll_lock_diff0 = 0x0,
> .invert_clkout0 = 0x1,
> @@ -27,23 +27,21 @@ static const struct am33xx_cmd_control MT41J256M8HX15E_2x256M8_cmd = {
> .invert_clkout2 = 0x1,
> };
>
> -static const struct am33xx_emif_regs MT41J256M8HX15E_2x256M8_regs = {
> +static const struct am33xx_emif_regs MT41J256M16HA15EIT_1x512MB_regs = {
> .emif_read_latency = 0x6,
> - .emif_tim1 = 0x0668A39B,
> - .emif_tim2 = 0x26337FDA,
> - .emif_tim3 = 0x501F830F,
> - .sdram_config = 0x61C04832,
> + .emif_tim1 = 0x0888A39B,
> + .emif_tim2 = 0x26517FDA,
> + .emif_tim3 = 0x501F84EF,
> + .sdram_config = 0x61C04B32,
> .zq_config = 0x50074BE4,
> .sdram_ref_ctrl = 0x0000093B,
> };
>
> -static const struct am33xx_ddr_data MT41J256M8HX15E_2x256M8_data = {
> +static const struct am33xx_ddr_data MT41J256M16HA15EIT_1x512MB_data = {
> .rd_slave_ratio0 = 0x3B,
> - .wr_dqs_slave_ratio0 = 0x85,
> - .fifo_we_slave_ratio0 = 0x100,
> - .wr_slave_ratio0 = 0xC1,
> - .use_rank0_delay = 0x01,
> - .dll_lock_diff0 = 0x0,
> + .wr_dqs_slave_ratio0 = 0x3B,
> + .fifo_we_slave_ratio0 = 0x96,
> + .wr_slave_ratio0 = 0x76,
> };
>
> extern char __dtb_am335x_phytec_phycore_start[];
> @@ -72,9 +70,9 @@ static noinline void pcm051_board_init(void)
>
> am33xx_pll_init(MPUPLL_M_600, 25, DDRPLL_M_303);
>
> - am335x_sdram_init(0x18B, &MT41J256M8HX15E_2x256M8_cmd,
> - &MT41J256M8HX15E_2x256M8_regs,
> - &MT41J256M8HX15E_2x256M8_data);
> + am335x_sdram_init(0x18B, &MT41J256M16HA15EIT_1x512MB_cmd,
> + &MT41J256M16HA15EIT_1x512MB_regs,
> + &MT41J256M16HA15EIT_1x512MB_data);
>
> am33xx_uart0_soft_reset();
> am33xx_enable_uart0_pin_mux();
> --
> 1.7.0.4
>
>
> _______________________________________________
> barebox mailing list
> barebox at lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/barebox
--
Pengutronix e.K. | |
Industrial Linux Solutions | http://www.pengutronix.de/ |
Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
More information about the barebox
mailing list