[PATCH] sama5d3x HSMC NAND: MODE and TIMINGS registers

Matteo Fortini matteo.fortini at gmail.com
Fri Jun 6 02:12:14 PDT 2014

As stated in section 29.19.35 of SAMA5D3 Series Datasheet,
MODE register has offset 0x10 while at offset 0x0C there is
a TIMINGS register.
This patch series adds the register and configures it for 
sama5d3xek using timings from U-Boot

[PATCH 1/2] sama5d3x: fix HSMC MODE register offset and add TIMINGS
[PATCH 2/2] sama5d3x: HSMC NAND initialize TIMINGS and import values

More information about the barebox mailing list