s3c2440's register: MRSR6

Juergen Beisert jbe at pengutronix.de
Sun Jan 13 05:55:59 EST 2013

Hi Yi,

niqingliang2003 at gmail.com wrote:
> Hello, I compiled barebox (based on mini2440).
> and start from nand, can't start normally,
> after changed MRSRB6 to 0x30, ok.
> I have checked uboot, it does use 0x30 for mini2440.
> but barebox use 0x20 (work on mini2440, but not work on my 2442
> board).
> what does it depend on?
> in other words, what does the CL value depend on?

You should read the manual of the used SDRAM. As SDRAM is a synchronous 
memory, the SDRAM device and the SDRAM controller must be programmed in the 
same way (same CL value).

The CL value in MRSRB6 must correspond with the Trcd in the BANKCON* register.

Note: the impact of higher CL values is huge. Data throughput with 100 MHz @ 
CL2 is higher than at 133 MHz @ CL3.


Pengutronix e.K.                              | Juergen Beisert             |
Linux Solutions for Science and Industry      | http://www.pengutronix.de/  |

More information about the barebox mailing list